/testbench/Reset						Ī				[Ī				
/testbench/Clk								-	-							-	-		
/testbench/Proccessor/PC/PC_Out		1		2		3		4		5		6		7		8		9	
/testbench/Proccessor/IM/Instr		2865769	98	2865974	4	1817603	6	181698	88	0							-		
/testbench/Proccessor/RF/Read_Addr_1		13				-		8)	0				-	+		
/testbench/Proccessor/RF/Read_Addr_2		21	-		-	-			-	-		0		-		-	-		
/testbench/Proccessor/RF/Read_Data_1			13		-	-		0	34	-				-		-	-	0	
/testbench/Proccessor/RF/Read_Data_2			21			-			1 3 1	-		-	-	-		-	-	0	
/testbench/Proccessor/SEU/Data_Out		16416		18466		20512		22564	+	16416		0		-		-	+		
/testbench/Proccessor/ALU/OP1		10410		13		20312		22304	-	34		U		-		-	-		
								:	-	. 34				-		-	-		
/testbench/Proccessor/ALU/OP2			-	21					-	V 0				-		-	-		
/testbench/Proccessor/ALU/ALU_Result		-		34		-8		34	-	0		55				-	-		
/testbench/Proccessor/RF/RegWrite									-	V						<u></u>			
/testbench/Proccessor/RF/Write_Addr								8	-	9		10		11		8	-	0	
/testbench/Proccessor/RF/Write_Data	0							34		-8		34		0		55			
			1111111111		111111111	,,,,,,,,,	111111111	111111111	111111111		111111111	1111111111	111111111						111
0	ps	100) ps	200) ps	300) ps	40	0 ps	500	ps	600) ps	700	0 ps	80	0 ps	900	ps