




# Proiect Circuite integrate digitale

Student: Melnic Anastasia

Grupa:2124

Profesor:Claudia Georgiana Cordos

Cod proiect: 5-F-I



F. clk Action

O x Reset


Q+= JK

otherwise Wait

# I. Doar MUX 2:1

# 1) Rezolvarea temei de proiect pe hartie

020,00 020,00 010 000 000	QQ+19K 000x 01/x1 11/x0
Q2Q1Q0Q2+Q1Q0 0000000000000000000000000000000000	X 1 X O X
Q2Q1Q0Q2Q1Q0J2K2 0000000000000000000000000000000000	J-V1 Jo-V0
● O O SHOT ON MI 10T	



### 2) Codul pentru mux2:1

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL
entity mux2_1 is
    Port ( i0 : in STD_LOGI
        i1 : in STD_LOGI
        a0 : in STD_LOGI
        y : out STD_LOGI
        y : out STD_LOGI
end mux2_1;

architecture Behavioral of
begin
with a0 select
y<=i0 when '0',
    i1 when '1',
    i0 when others;

end Behavioral;
```

### 3) Codul pentru bistabilul JK

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity JK_ff is
     Port ( ck : in STD_LOGIC;
            rst:in std logic;
             j : in STD_LOGIC;
             k : in STD LOGIC;
            q : out STD_LOGIC;
             q_neg : out STD_LOGIC);
  end JK ff;
  architecture Behavioral of JK_ff is
  signal q_int:std_logic; --stare
 signal jk:std_logic_vector(1 downto 0); --input
 begin
  ˈjk<=j&k;
  ff:process(ck, rst)
) begin
     if rst='1' then
         q int<='0';
      elsif rising_edge(ck) then
         case jk is
             when "00"=>q_int<=q_int;
             when "01"=>q_int<='0';
             when "10"=>q_int<='1';
             when "11"=>q_int<=not q_int;
             when others=>q_int<=q_int;
     end if;
 end process;
  q<=q_int;
  q_neg<=not q_int;
  and Pohamiaral.
```

### 4) Codul pentru divizorul de frecventa

```
ck_divider.vhd
                                   × JK_ff.vhd *
                                                 × testbench.vhd
                                                                  × Untitled 2
              × state_machine.vhd
D:/Xilinx/state_machine/state_machine.srcs/sources_1/new/ck_divider.vhd
         Q
 1
         library IEEE;
 2
         use IEEE.STD LOGIC 1164.ALL;
 3
         use IEEE.NUMERIC STD.ALL;
 4
 5 ⊖
         entity ck_divider is
              Port ( ck : in STD LOGIC;
 6
 7
                     rst : in STD LOGIC;
                     ck div : out STD LOGIC);
 8
 9 🖨
         end ck_divider;
10
11 ⊖
         architecture Behavioral of ck_divider is
12
         constant const_div:integer:=10; --**8;
         signal cnt:integer;
13
         begin
14
15
16 🖯
         ck divide:process(ck, rst)
17
         begin
18 🖨 🔘
             if rst='1' then
      \circ
19
                 cnt<=0;
20 !
             elsif rising edge(ck) then
21 🖯
                  if cnt=const div-1 then
22
                      cnt<=0;
23 !
                      ck div<='1';
24
                 else
25
                      cnt<=cnt+1;
                      ck div<='0';
26
27 🖨
                  end if;
28 🖨
             end if;
29 🗀
         end process;
30
31 🖨
         end Behavioral;
```

### 5) Codul pentru automat

```
× Untitled 2
ck_divider.vhd
             × state_machine.vhd
                                 × JK_ff.vhd * × testbench.vhd
D:/Xilinx/state_machine/state_machine.srcs/sources_1/new/state_machine.vhd
                   X 📳 🖿 X // Ⅲ Ω
 1
 2
         library IEEE;
 3
         use IEEE.STD LOGIC 1164.ALL;
 4
         entity state_machine is
 6
             Port ( ck : in STD_LOGIC;
 7
                    rst : in STD LOGIC;
 8
                    q_out : out std logic vector(2 downto 0));
 9 🖨
         end state machine;
10
11 ⊖
         architecture Behavioral of state_machine is
12
13 🖯
         component ck divider is
14
           Port ( ck : in STD LOGIC;
1.5
                   rst : in STD LOGIC;
                    ck div : out STD LOGIC);
16
17 🖯
         end component;
18
19 🖨
         component mux2_1 is
20
           Port ( i0 : in STD LOGIC;
21
                    i1 : in STD LOGIC;
22
                    a0 : in STD LOGIC;
23
                    y : out STD LOGIC);
24 🖨
         end component;
          component JK_ff is
27
            Port ( ck : in STD_LOGIC;
28
                     rst:in std logic;
29
                     j : in STD LOGIC;
30
                     k : in STD LOGIC;
31
                     q : out STD LOGIC;
32
                     q_neg : out STD LOGIC);
          end component;
34
35
          signal ck_div,q0_neg,y1,y2,y3,y4,y5,y6:std_logic;
36
          signal q_int:std logic vector(2 downto 0);
38
          begin
39
          div ck: ck divider port map(ck=>ck, rst=>rst, ck div=>ck div);
41
          mux1:mux2_1 port map(i0=>y2, i1=>'1', a0=>q_int(2), y=>y1);
42
          mux2:mux2_1 port map(i0=>'0', i1=>q0_neg, a0=>q_int(1), y=>y2);
          mux3:mux2_1 port map(i0=>y4, i1=>'0', a0=>q_int(2), y=>y3);
43
          mux4:mux2_1 port map(i0=>q0_neg, i1=>q_int(0), a0=>q_int(1), y=>y4);
45
          mux5:mux2_1 port map(i0=>y6, i1=>'1', a0=>q_int(2), y=>y5);
46
          mux6:mux2_1 port map(i0=>q_int(0), i1=>'0', a0=>q_int(1), y=>y6);
47
          ff0:JK_ff port map( ck=>ck_div, rst=>rst, j=>y5, k=>y5,q=>q_int(0));
48
          ff1:JK_ff port map( ck=>ck_div, rst=>rst,j=>y3, k=>y3, q=>q_int(1));
49
          ff2:JK_ff port map( ck=>ck_div, rst=>rst,j=>y1, k=>y1, q=>q_int(2));
50
      O q_out<=q_int;
52
      q0_neg<=not q_int(0);</pre>
53
54 🖨
          end Behavioral;
```

## 6) Simularea:

