

Power from PCIe

~~375mA 3.3Vaux_input_PCIe~~

~~2.1A 12V_input_PCIe~~

~~3A 3.3V_input_PCIe~~

Not Used!


Power from 4x5 module

- TP3 DDR_PWR
Testpoint 0.8mm
- TP6 VREF_JTAG
Testpoint 0.8mm
- TP9 M3.3VOUT
Testpoint 0.8mm
- TP10 M1.8VOUT
Testpoint 0.8mm
- TE0712: 1.5V
TE0715: DDR_PWR (1.35V)
TE0820: NC
- TE0712: 3.3V
TE0715: 3.3V
TE0820: 3.3VIN



Power to 4x5 module

- TP1 5V0
Testpoint 0.8mm
- TP4 3V3IN
Testpoint 0.8mm



TP7
Testpoint 0.8mm



TE0712: VCCIO16
TE0715: VCCIO13
TE0820: VCCO_66

Power to FMC

- TP15 12V
Testpoint 0.8mm
- TP17 M3.3VOUT
Testpoint 0.8mm
- TP18 FMC_VADJ
Testpoint 0.8mm

Constant FMC 3.3V 20mA


Power to SFP



TE0712: VCCIO13
TE0715: NC
TE0820: NC

TE0712: NC
TE0715: VCCIO34
TE0820: VCCO_65

TE0712: VCCIO15
TE0715: VCCIO35
TE0820: VCCO_64





PSBATT






JUMPER-2.54




- TP20 VCCA_SD
Testpoint 0.8mm
- TP21 3.3V_SD
Testpoint 0.8mm




Title: TEF1002 - PWR1		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page4 of 18
Filename: PWR1.SchDoc		



		Title: TEF1002 - PCIE CONNECTOR		
		A4	Number: TEF1002 default	Rev. 02
		Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page5 of 18
		Filename: PCIE_CONN.SchDoc		






Title: TEF1002 - FMC			
A4	Number: TEF1002 default	Rev. 02	
Date: 2019-12-10	Copyright: Trenz Electronic GmbH		Page 6 of 18
Filename: FMC.SchDoc			



Title: TEF1002 - PWR0		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	
Filename: PWR0.SchDoc		Page9 of 18

FPGA_MISC
FPGA_MISC.SchDoc



0	0	0	3.3V
0	0	1	2.5V
0	1	0	1.8V
0	1	1	1.5V
1	0	0	1.25V
1	0	1	1.2V
1	1	0	0.8V

JTAG access with standard CPLD Firmware

JTAGEN	M_JTAGEN	FMC_JTAG	Device	Port
ON	X	X	CPLD MAX 10	J5
OFF	ON	OFF	4x5 SoM CPLD	J10
OFF	OFF	OFF	4x5 SoM	J10
OFF	X	ON	FMC	J10

to CPLD e.g. for Control Module: EN1

to CPLD e.g. for Control Module: NOSEQ

to CPLD e.g. for Control Module: BOOTMODE



Title:	TEF1002 - CPLD
--------	----------------

A4	Number: TEF1002 default
----	----------------------------

Rev.	02
------	----

Date: 2019-12-10 Copyright: Trenz Electronic GmbH

Page 10 of 18

Filename: CPLD.SchDoc

1

2

3

4

A

A

B


B

C

C


D

D



MISC1
Digilent Serialnumber
Digilent_SN

(TX FT2232 to 4x5 Module)
(RX FT2232 from 4x5 Module)



Title: TEF1002 - FTDI		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	
Filename: FTDI.SchDoc		Page12 of 18

1

2

3

4

U11F

TOP LS


BANK 8

VCCIO8	IO_8/DIFFIO_RX_T14P
VCCIO8	IO_8/DIFFIO_RX_T14N
VCCIO8	IO_8/DIFFIO_RX_T15P
	IO_8/DIFFIO_RX_T15N
	IO_8/DIFFIO_RX_T16P
	IO_8/DEV_CLRN/DIFFIO_RX_T16N
VREFB8N0	IO_8/DIFFIO_RX_T17P
	IO_8/DIFFIO_RX_T17N
	IO_8/DEV_OE/DIFFIO_RX_T18P
	IO_8/DIFFIO_RX_T18N
IO_8/CONFIG_SEL	IO_8/DIFFIO_RX_T19P
	IO_8/DIFFIO_RX_T19N
I_8/NCONFIG	IO_8/DIFFIO_RX_T20P
	IO_8/DIFFIO_RX_T20N
	IO_8/DIFFIO_RX_T21P
	IO_8/DIFFIO_RX_T21N
	IO_8/DIFFIO_RX_T22P
	IO_8/DIFFIO_RX_T22N
IO_8/CRC_ERROR/DIFFIO_RX_T23P	IO_8/DIFFIO_RX_T23N
	IO_8/NSTATUS/DIFFIO_RX_T24P
	IO_8/CONF_DONE/DIFFIO_RX_T24N
	IO_8/DIFFIO_RX_T26P
	IO_8/DIFFIO_RX_T26N
	IO_8/DIFFIO_RX_T26N
	IO_8

10M08SAU169C8G

C10	FFA_MPRS
C9	FFA_MSEL
A8	ACBUS7
A9	FFB_SDA
B10	FFB_MSEL
B9	FF_RSTL
A10	FFB_INTL
A11	FFB_MPRS
D8	FFB_SCL
E8	FFA_INTL
A7	ACBUS6
A6	ACBUS4
B6	ACBUS5
B5	ACBUS3
A4	ACBUS0
A3	ADBUS6
E6	FFA_SDA
D6	FFA_SCL
B3	ADBUS7
B4	ACBUS1
C4	
C5	
A2	ADBUS4
B2	ADBUS5
A5	ACBUS2

R57 0V3IN
10K
R58 0V3IN
10K
1%



U11E

RIGHT


BANK 6

VCCIO6	IO_6/CLK2P/DIFFIO_RX_R14P
VCCIO6	IO_6/CLK2N/DIFFIO_RX_R14N
	IO_6/CLK3P/DIFFIO_RX_R16P
	IO_6/CLK3N/DIFFIO_RX_R16N
	IO_6/DIFFIO_RX_R18P
	IO_6/DIFFIO_RX_R18N
	IO_6/DPCLK3/DIFFIO_RX_R26P
	IO_6/DPCLK2/DIFFIO_RX_R26N
	IO_6/DIFFIO_RX_R27P
	IO_6/DIFFIO_RX_R27N
	IO_6/DIFFIO_RX_R28P
	IO_6/DIFFIO_RX_R28N
	IO_6/DIFFIO_RX_R29P
	IO_6/DIFFIO_RX_R29N
	IO_6/DIFFIO_RX_R30P
	IO_6/DIFFIO_RX_R30N
	IO_6/DIFFIO_RX_R31P
	IO_6/DIFFIO_RX_R31N
	IO_6/DIFFIO_RX_R33P
	IO_6/DIFFIO_RX_R33N
	IO_6

10M08SAU169C8G

G9	SFPA_TX_FAULT
G10	PCIE_TRST
F13	EN_PER
F13	N0SEQ
F12	PCIE_PERST
E12	RESIN
F9	FMC_SDA
F10	SFPA_M-DEF0
F8	FMC_TCK
E9	FMC_PRSTNT_M2C_L
B12	CPLD_IO_1
B11	MODE
C12	PHY_LED2R
C11	PGOOD
B13	PHY_LED2
A12	CPLD_IO_2
E10	VID0_FMC_VADJ
D9	USB_OC
D12	PHY_LED1
D11	EN1
C13	PHY_LED1R

low if FMC is present



U11B

LEFT


BANK 2

VCCIO2	IO_2/CLK0P/DIFFIO_RX_L18P
VCCIO2	IO_2/CLK0N/DIFFIO_RX_L18N
	IO_2/DIFFIO_RX_L19P
	IO_2/DIFFIO_RX_L19N
VREFB2N0	IO_2/CLK1P/DIFFIO_RX_L20P
	IO_2/CLK1N/DIFFIO_RX_L20N
	IO_2/DIFFIO_RX_L21P
	IO_2/DIFFIO_RX_L21N
	IO_2/DPCLK1/DIFFIO_RX_L22P
	IO_2/DPCLK0/DIFFIO_RX_L22N
IO_2/PLL_L_CLKOUTP/DIFFIO_RX_L27P	IO_2/PLL_L_CLKOUTN/DIFFIO_RX_L27N
	IO_2/DIFFIO_RX_L28P
	IO_2/DIFFIO_RX_L28N
	IO_2

10M08SAU169C8G

H6	M_TMS
G5	
J2	M_TDI
J1	M_TDO
H4	
H5	M_TCK
M2	
M1	SD-CD
N3	
N2	
L3	
M3	CM0
K2	CM2
K1	
L2	CM1

include a '3 wire' I2C



U11D



RIGHT

BANK 5

VCCIO5	IO_5/DIFFIO_RX_R1P
VCCIO5	IO_5/DIFFIO_RX_R1N
	IO_5/DIFFIO_RX_R2P
	IO_5/DIFFIO_RX_R2N
	IO_5/DIFFIO_RX_R7P
	IO_5/DIFFIO_RX_R7N
	IO_5/DIFFIO_RX_R8P
	IO_5/DIFFIO_RX_R8N
	IO_5/DIFFIO_RX_R9P
	IO_5/DIFFIO_RX_R9N
	IO_5/DIFFIO_RX_R10P
	IO_5/DIFFIO_RX_R10N
	IO_5/DIFFIO_RX_R11P
	IO_5/DIFFIO_RX_R11N
	IO_5

10M08SAU169C8G

K10	A 00 P
J10	A 00 N
K11	A 01 P
L12	A 01 N
K12	A 02 P
J12	A 02 N
J9	A 03 P
H10	A 03 N
J13	A 04 P
H13	A 04 N
H9	A 05 P
H8	A 05 N
G13	A 06 P
G12	A 06 N
L13	A 07



U11C

BOTTOM


BANK 3

VCCIO3	IO_3/DIFFIO_TX_RX_B1P
VCCIO3	IO_3/DIFFIO_TX_RX_B1N
VCCIO3	IO_3/DIFFIO_RX_B2P
	IO_3/DIFFIO_RX_B2N
	IO_3/DIFFIO_TX_RX_B3P
	IO_3/DIFFIO_TX_RX_B3N
	IO_3/DIFFIO_RX_B4P
	IO_3/DIFFIO_RX_B4N
	IO_3/DIFFIO_TX_RX_B5P
	IO_3/DIFFIO_TX_RX_B5N
	IO_3/DIFFIO_RX_B6P
	IO_3/DIFFIO_RX_B6N
	IO_3/DIFFIO_TX_RX_B7P
	IO_3/DIFFIO_TX_RX_B7N
	IO_3/DIFFIO_RX_B8P
	IO_3/DIFFIO_RX_B8N
	IO_3/DIFFIO_TX_RX_B9P
	IO_3/DIFFIO_TX_RX_B9N
	IO_3/DIFFIO_TX_RX_B10P
	IO_3/DIFFIO_TX_RX_B10N
	IO_3/DIFFIO_RX_B11P
	IO_3/DIFFIO_RX_B11N
	IO_3/DIFFIO_TX_RX_B12P
	IO_3/DIFFIO_TX_RX_B12N
	IO_3/DIFFIO_TX_RX_B14P
	IO_3/DIFFIO_TX_RX_B14N
	IO_3/DIFFIO_TX_RX_B16P
	IO_3/DIFFIO_TX_RX_B16N
	IO_3

10M08SAU169C8G

L4	EN_FMC
L5	VID2_FMC_VADJ
M5	FMC_PG_C2M
M4	M3.3VOUT
J5	LED1
K5	LED2
N5	VID1
N4	VID2
M7	FMC_TDI
N6	BUTTON
N8	FMC_TRST
N7	FMC_TDO
K6	VID0
J6	PG_FMC_VADJ
M9	SFPA_TX_DIS
M8	FMC_TMS
K7	EN_FMC_VADJ
J7	VID1_FMC_VADJ
M12	PCIE_TDO
M13	PCIE_TMS
N9	SFPA_SDA
N10	SFPA_RS0
L11	PCIE_TCK
M11	SFPA_RS1
K8	FAN_FMC_EN
J8	FMC_SCL
L10	SFPA_SCL
M10	SFPA_LOS
N12	PCIE_TDI

low if FMC voltages fail



high if FMC_PRSTNT_M2C_L low





Title: TEF1002 - FPGA		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: 2018 Trenz Electronic GmbH	Page13 of 18
Filename: FPGA.SchDoc		

1


2

3




4




TE0712 no MDI 2/3 but B13 I/Os



Title: TEF1002 - Ethernet		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page13 of 18
Filename: ETHERNET.SchDoc		



		Title: TEF1002 - FPGA MISC	
		A4	Number: TEF1002 default
Date: 2019-12-10	Copyright: 2018 Trenz Electronic GmbH		Rev. 02
Filename: FPGA_MISC.SchDoc		Page 14 of 18	

1

2

3

4

A

A

B





B

C

C

D

D




Title: TEF1002 - FireFly		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	
Filename: FireFly.SchDoc		Page 16 of 18

1

2

3

4



Title: TEF1002 - Power Overview		
A4	Number: TEF1002 default	Rev. 02
Date: 2019-12-10	Copyright: Trenz Electronic GmbH	Page17 of 18
Filename: Power_Overview.SchDoc		

1	2	3	4
A 			