

Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LPDDR4
Page 6	CPU IO
Page 7	CPU PHY
Page 8	CPU MISC
Page 9	eMMC/NAND/TF/QSPI
Page 10	PMIC
Page 11	BOOT CFG
Page 12	USB
Page 13	HDMI
Page 14	CODEC
Page 15	Ethernet
Page 16	WiFi/BT
Page 17	PCIe
Page 18	MIPI/DSI/CSI
Page 19	MicroSD/IR/LED/BTN
Page 20	Debug
Page 21	EXP CN
Page 22	NOTE
Page 23	IOMUX
Page 24	
Page 25	
Page 26	
Page 27	
Page 28	
Page 29	

Revision History

Rev. Code	Date	By	Description
A	2018-09-06	Javen	1 Revision preliminary version
A1	2019-03-12	Javen	1 Replace PTN5110DHQ with PTN5110NHQZ for U907 Replace PTN36043BX with PTN36043ABX for U901 DNP R905,R909,R910,R911 DNP 280-76498(BH1401-BH1404) Update U101 with new PN MIMX8MQ6DVAJZAB Update U1602 to IRM-V538M3/TR1
A2	2021-04-12	Joshua	1 Add a note for PCIe_VPH supply voltage to page C-04

1. Unless Otherwise Specified:

All resistors are in ohms, 10%, 1/8 Watt,0603
All capacitors are in uF, 20%, 50V,0603
All voltages are DC
All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.


4. Special signal usage:

_B Denotes - Active-Low Signal
<> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Preliminary - Subject to Change without Notice!


This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.


		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
		<small>This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.</small>	
Designer: <JW>		Drawing Title: MCIMX8M-EVKB	
Drawn by: <JW>		Page Title: Title and Rev History	
Approved: <Approver>		Size C	Document Number SCH-38820 PDF: SPF-38820
Date: Monday, April 12, 2021		Sheet 1	of 25


i.MX8M EVK BLOCK DIAGRAM

MCIMX8M-EVKB

SoC: MIMX8MQ6DVAJZAA





		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IUC: X PUBL:
Designer: <JW>	Drawing Title: MCIMX8M-EVKB		
Drawn by: <JW>	Page Title: Block Diagram		
Approved: <Approver>	Size C	Document Number SCH-38820 PDF: SPF-38820	Rev A2
Date: Thursday, April 08, 2021		Sheet 2 of 23	







MCIMX8M-EVK Board PWR TREE

i.MX8M PWR




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: <JW>		ICAP Classification: CP: ILO: X PUB:	
Drawing Title:		MCIMX8M-EVKB	
Drawn by: <JW>		Page Title:	
		CPU PWR	
Approved: <Approved>		Size C Document Number SCH-38820 PDF: SPF-38820	
		Rev A2	
Date: Monday, April 12, 2021		Sheet 4 of 23	






LPDDR4




LPDDR4 Power supply voltage ramp:
RESET_n is held LOW.
VDD1 >= VDD2
VDD2 >= VDDQ



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8596	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IUC: X PUB:
Designer: -JWP	Drawing Title: MCIMX8M-EVKB		
Drawn by: -JWP	Page Title: LPDDR4		
Approved: -Kuproner	Size C Document Number SCH-38820 PDF: SPF-38820	Rev A2	
Date:	Thursday, April 08, 2021	Sheet 6	of 25

U101H


U101G
i.MX8M - SAI

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-5598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: <JW>		ICAP Classification: CP: IJO: X PUB:	
Drawn by: <JW>		MCIMX8M-EVKB	
Approved: <Approver>		CPUI IO	
Size C	Page Document	SCH-38820 PDF: SPF-38820	
Date: Thursday, April 08, 2021	Sheet 6	of 24	
Rev A2			

7,11,20	BOOT_MODE0	>>	BOOT_MODE0
7,11,20	BOOT_MODE1	>>	BOOT_MODE1
7,11,20	ONOFF	>>	ONOFF
7,10	PMIC_STBY_REQ	>>	PMIC_STBY_REQ
7,10	PMIC_ON_REQ	>>	PMIC_ON_REQ









i.MX8M MISC


		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IUC: X PUBL:
Designer: <JW>	Drawing Title: MCIMX8M-EVKB		
Drawn by: <JW>	Page Title: CPU PER12		
Approved: <Approver>	Size C	Document Number SCH-38820 PDF: SPF-38820	Rev A2
Date:	Thursday, April 08, 2021	Sheet 7 of 23	

i.MX8M PHY





USB RESREF: Attach a 200-Ω 1% 100-ppm/°C precision resistor-to-ground on the board.
MIPI0SI0 REXT: 15k-Ω
PCIe1: 200-Ω±1% ±100 ppm/°C precision resistor-to-ground on the board.
HDMI1: a 499Ω (±1% tolerance) resistor-to-ground on the board




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5900			
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.					
ICAP Classification:		CP:		IUC: X PUBL:	
Designer: <JW>	Drawing Title:		MCIMX8M-EVKB		
Drawn by: <JW>	Page Title:		CPU PHY		
Approved: <Approver>	Size C	Document Number SCH-38820 PDF: SPF-38820		Rev A2	
Date:	Thursday, April 08, 2021		Sheet	8	of 23


eMMC 5.0 Footprint




Hinge Type MicroSD



QSPI-A



SYS PMIC/PWR



I.MX8M PWR

SEQ	PWR	MIN	TYP	MAX	Curr(mA)
1	NVCC_SNVs	3.6	3.3	3.6	2
2	VDD_SNVs	0.81	0.9	0.99	2
3	RTC_RESET_B	0.81	0.9	0.99	3600
4	VDD_GPU/VDDA_OP9	0.81	0.9/1.0	1.1	2000
5	VDD_VPU	0.81	0.9/1.0	1.1	1000
6	VDD_DRAM	0.81	1.0	1.05	2500
7	VDD_ARM	0.81	0.9/1.0	1.1	4000
8	VDDA_IPE_XXX	1.62	1.89	1.89	250
9	VDDA_DRAM	1.71	1.8	1.89	50
10	NVCC_DRAM	1.1/1.2/1.35	2170		
11	NVCC_3V3	3	3.3	3.6	100
12	NVCC_1V8	1.65	1.8	3.05	450
13	3.3V PHY	3.069	3.3	3.63	100
14	1.8V PHY	1.674	1.8	1.98	50
15	0.9V PHY	0.837	0.9	0.99	250
16	POR_B				

Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78755-5900

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.


ICAP Classification: CP		IUC: X PUBL	
Designer: <JW>	Drawing Title: MCIMX8M-EVKB		
Drawn by: <JW>	Page Title: PMIC		
Approved: <JW>	Size C	Document Number SCH-38820 PDF: SPF-38820	Rev A2
Date: Thursday, April 08, 2021		Sheet 10 of 25	

<Default: eMMC BOOT>, QSPI boot is not supported by ROM

BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved

Boot Device: eMMC/MicroSD

- Internal pullup resistors only support 1 PU res of 27 kOhm;
- Internal pulldown resistor of 90kOhm is always enabled




Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78726-8869


This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP ILU: X PUR:



Designer: <JW> Drawing Title: MCIMX8M-EVKB

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8596	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
		ICAP Classification: CP X IUC X PUBL	
Designer: ~JW~	Drawing Title:	MCIMX8M-EVKB	
Drawn by: ~JW~	Page Title:	BOOT_CFG	
Approved: ~Approver~	Size C	Document Number SCH-38620 PDF: SPF-38620	Rev A2
Date:	Thursday, April 08, 2021	Sheet	11 of 23

USB3.0/2.0 TYPE-C/HOST





HDMI data EMI/ESD




Audio DAC

24-bit 192kHz Stereo DAC 2Vrms Line Out



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8089			
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: <JW> Drawn by: <JW> Approved: <Approver>		ICAP Classification: CP: IUD: X PUB:			
Drawing Title: MCIMX8M-EVKB					
Part Name: CODEC					
Size C Document Number SCH-38620 PDF: SPF-38620		Rev A2			
Date: Thursday, April 08, 2021		Sheet 14 of 23			

RGMII 10/100/1000 Ethernet



Low Profile Tab-UP RJ45 with Magnetics / LED


6.15 ENET_TX_CTL	ENET_TX_CTL	6.15 ENET_nRST	ENET_nRST
6.15 ENET_TXC	ENET_TXC	6.15 ENET_WOL	ENET_WOL
6.15 ENET_TD0	ENET_TD0	6.15 ENET_INT	ENET_INT
6.15 ENET_TD1	ENET_TD1	6.15 ENET_MDC	ENET_MDC
6.15 ENET_TD2	ENET_TD2	6.15 ENET_MDIO	ENET_MDIO
6.15 ENET_TD3	ENET_TD3		
6.15 ENET_RX_CTL	ENET_RX_CTL		
6.15 ENET_RXC	ENET_RXC		
6.15 ENET_RD0	ENET_RD0		
6.15 ENET_RD1	ENET_RD1		
6.15 ENET_RD2	ENET_RD2		
6.15 ENET_RD3	ENET_RD3		

Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78755-5500

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.


ICAP Classification: CP		IUC: X PUBL	
Designer: <JW>	Drawing Title: MCIMX8M-EVKB		
Drawn by: <JW>	Page Title: Ethernet		
Approved: <Approver>	Size C	Document Number SCH-38820 PDF: SPF-38820	Rev A2
Date: Thursday, April 08, 2021	Sheet 15	of 25	

WiFi/BT 802.11a/b/g/n/ac + Bluetooth 4.1/ EDR




NOTE:
This component share PCB package
When use 9FGV0241 PIN5: GND;PIN7:1.8V
When use PI6CGL201BZDIEX PIN5:1.8V;PIN7:3.3V


PCIE MEMS OSC




To support PCIe L1.1 substate, a bi-directional open drain CLKREQ must be connected on both the Upstream and Downstream Ports of the Link, please ref the MX8M HDG

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: <JW>		ICAP Classification: CP- IUC: X PUB:	
Drawing Title: MCIMX8M-EVKB			
Drawn by: <JW>		Page Title: WiFi/BT	
Approved: <Approver>		Size C Document Number SCH-38820 PDF: SPF-38820	
Date: Thursday, April 08, 2021		Sheet 16 of 23	


PCIe M.2/NGFF




PCIe PWR





3.3V->1.8V Level Shifter





M.2 (NGFF) CN




Camera/DSI LCD




Camera Interface








NOTE: If Dual Camera worked at the same time with the same sensor, I2C need to be different port to aviode I2C ADDR conflict !!!



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-6588	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP: I/Q: X PUB:	
Designer: ~JW~	Drawing Title: MCIMX8M-EVKB		
Drawn by: ~JW~	Page Title: MIP/DS/CSI		
Approved: ~JW~	Size C	Document Number SCH-38820 PDF: SPF-38820	Rev A2

MicroSD/Infrared/LED



UART-USB DBG

VDD_3V3

VBUS_USB_DBG

J1701 MICRO_USB_TYPEB

L1702 120OHM

D1701 DNP ESD7C3.3DTS5G

USB_DBG_DM_CN

USB_DBG_DP_CN

VBUS_CP210x

C1701 0.1uF 25 V

C1704 0.1uF 50V

VUSB_REG_3V45

C1705 4.7uF 6.3V

C1706 25 V

GND

U1701

R1703 0 5%

R1704 4.7K 5%

R1702 1K 5%

R1703 1K 5%

D1704 DNP ZLS400

POR_B 7,10,19

D1702 LED ORANGE/GREEN

UART2_RXD_CPU

UART2_TXD_CPU

R1712 0 5%

R1713 0 5%

UART1_RXD_MCU

UART1_TXD_MCU

R1714 0 5%

R1715 0 5%

C1707 4.7uF 10V

R1707 1K 5%

R1708 1K 5%

D1703 LED ORANGE/GREEN

VDD_3V3

TP for on-line MFG

CPU SODIMM TST/DBG

VDD_3V3

TP1701

TP1702

TP1703

TP1704

TP1705

TP1706

TP1707

TP1708

TP1709

USB_VBUS

BMOD TP for MFG TOOL

BOOT_MODE0

BOOT_MODE1

TP1710

TP1711

DC_IN

TP1712

TP1713

SW1701 TACT SWITCH

CPU ON/OFF Button



ONOFF 7,11

SW1702 TACT SWITCH

System Reset Button

SYS_RST 10

NXP		Microcontroller Product Group	
		6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IUC: X PUBL
Designer: <JW>	Drawing Title:	MCIMX8M-EVKB	
Drawn by: <JW>	Page Title:	Debug UART	
Approved: <Approver>	Size C	Document Number SCH-38820 PDF: SPF-38820	Rev A2
Date:	Thursday, April 08, 2021	Sheet 20 of 23	



UART-USB DBG

The schematic illustrates the internal connections of the UART-USB Debug Kit. Key components include:

- J1701 MICRO_USB_TYPEB**: USB Type-B connector.
- U1701**: USB-to-UART bridge IC with pins for REGIN, VDD, SUSPENDRQ, GPIOs, TXD, RXD, RTS, CTS, and D+/D-.
- VDD_3V3**: Main power supply rail.
- VBUS_USB_DBG**: USB bus voltage supply.
- CP2105**: USB-to-UART bridge IC used for the MCU interface.
- D1702, D1703**: LEDs (Orange/Green).
- R1701-R1715**: Various resistors for pull-up/pull-down and current limiting.
- C1701-C1706**: Capacitors for decoupling and timing.


TP for on-line MFG

This section provides test points for manufacturing and debugging:

- CPU SODIMM TST/DBG**: Test points TP1701 through TP1709 for USB signals (DP, DN, TXD, RXD).
- BMOD TP for MFG TOOL**: Test points TP1710 through TP1713 for boot mode selection and DC input.
- SW1701 TACT SWITCH**: # CPU ON/OFF Button connected to pin 7,11.
- SW1702 TACT SWITCH**: # System Reset Button connected to pin 10.

NXP		Microcontroller Product Group	
		6501 William Cannon Drive West Austin, TX 78755-5500	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP-		IUC: X PUBL	
Designer: <JW>	Drawing Title:	MCIMX8M-EVKB	
Drawn by: <JW>	Page Title:	Debug UART	
Approved: <Approver>	Size C	Document Number SCH-38820 PDF: SPF-38820	Rev A2
Date:	Thursday, April 08, 2021	Sheet 20 of 23	

NOTE:

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-8500	
<small>This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.</small>			
ICAP Classification: CP: IJQ: X PUBL:			
Designer: <JW>		Drawing Title: MCIMX8M-EVKB	
Drawn by: <JW>		Page Title: NOTE	
Approved: <Approver>		Size C	Document Number SCH-38820 PDF: SPF-38820
Date: Thursday, April 08, 2021		Sheet 22	Rev A2

i.MX8M IOMUX

NAME	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT6 Special EN	ALT7	ALT7 Special EN
TEST_MODE	tcu.TEST_MODE	tcu.TEST_MODE									
BOOT_MODE0	cmrcrgpmic.BOOT_MODE[0]	cmrcrgpmic.BOOT_MODE[0]									
BOOT_MODE1	cmrcrgpmic.BOOT_MODE[1]	cmrcrgpmic.BOOT_MODE[1]									
ITAG_TRST_B	claj.wrapper.TRST_B	claj.wrapper.TRST_B									
ITAG_TDI	claj.wrapper.TDI	claj.wrapper.TDI									
ITAG_TMS	claj.wrapper.TMS	claj.wrapper.TMS									
ITAG_TCK	claj.wrapper.TCK	claj.wrapper.TCK									
ITAG_TDO	claj.wrapper.TDO	claj.wrapper.TDO									
PMIC_STBY_REQ	cmrcrgpmic.PMIC_STBY_REQ	cmrcrgpmic.PMIC_STBY_REQ									
PMIC_ON_REQ	snvsmc.PMIC_ON_REQ	snvsmc.PMIC_ON_REQ									
ONOFF_POR_B	snvsmc.ONOFF_POR_B	snvsmc.ONOFF_POR_B									
RTC_RESET_B	snvsmc.RTC_RESET_B	snvsmc.RTC_RESET_B									
GPIO1_I000	gpio1.i000	gpio1.i000									
GPIO1_I001	gpio1.i001	gpio1.i001									
GPIO1_I002	gpio1.i002	gpio1.i002									
GPIO1_I003	gpio1.i003	gpio1.i003									
GPIO1_I004	gpio1.i004	gpio1.i004									
GPIO1_I005	gpio1.i005	gpio1.i005									
GPIO1_I006	gpio1.i006	gpio1.i006									
GPIO1_I007	gpio1.i007	gpio1.i007									
GPIO1_I008	gpio1.i008	gpio1.i008									
GPIO1_I009	gpio1.i009	gpio1.i009									
GPIO1_I010	gpio1.i010	gpio1.i010									
GPIO1_I011	gpio1.i011	gpio1.i011									
GPIO1_I012	gpio1.i012	gpio1.i012									
GPIO1_I013	gpio1.i013	gpio1.i013									
GPIO1_I014	gpio1.i014	gpio1.i014									
GPIO1_I015	gpio1.i015	gpio1.i015									
ENET_MDC	enet1.MDC	enet1.MDC									
ENET_TD3	enet1.RGMII_TD3	enet1.RGMII_TD3									
ENET_TD2	enet1.RGMII_TD2	enet1.RGMII_TD2									
ENET_TD1	enet1.RGMII_TD1	enet1.RGMII_TD1									
ENET_TX_CTL	enet1.RGMII_TX_CTL	enet1.RGMII_TX_CTL									
ENET_RX_CTL	enet1.RGMII_RX_CTL	enet1.RGMII_RX_CTL									
ENET_R0D0	enet1.RGMII_R0D0	enet1.RGMII_R0D0									
ENET_R0D1	enet1.RGMII_R0D1	enet1.RGMII_R0D1									
ENET_R0D2	enet1.RGMII_R0D2	enet1.RGMII_R0D2									
ENET_R0D3	enet1.RGMII_R0D3	enet1.RGMII_R0D3									
SDI_CLK	usdhc1.CLK	usdhc1.CLK									
SDI_CMD	usdhc1.CMD	usdhc1.CMD									
SDI_DATA0	usdhc1.DATA0	usdhc1.DATA0									
SDI_DATA1	usdhc1.DATA1	usdhc1.DATA1									
SDI_DATA2	usdhc1.DATA2	usdhc1.DATA2									
SDI_DATA3	usdhc1.DATA3	usdhc1.DATA3									
SDI_DATA4	usdhc1.DATA4	usdhc1.DATA4									
SDI_DATA5	usdhc1.DATA5	usdhc1.DATA5									
SDI_DATA6	usdhc1.DATA6	usdhc1.DATA6									
SDI_DATA7	usdhc1.DATA7	usdhc1.DATA7									
SDI_RESET_B	usdhc1.RESET_B	usdhc1.RESET_B									
SDI_STROBE_B	usdhc1.STROBE_B	usdhc1.STROBE_B									
SDI_CLK	usdhc2.CLK	usdhc2.CLK									
SDI_CMD	usdhc2.CMD	usdhc2.CMD									
SDI_DATA0	usdhc2.DATA0	usdhc2.DATA0									
SDI_DATA1	usdhc2.DATA1	usdhc2.DATA1									
SDI_DATA2	usdhc2.DATA2	usdhc2.DATA2									
SDI_DATA3	usdhc2.DATA3	usdhc2.DATA3									
SDI_DATA4	usdhc2.DATA4	usdhc2.DATA4									
SDI_DATA5	usdhc2.DATA5	usdhc2.DATA5									
SDI_DATA6	usdhc2.DATA6	usdhc2.DATA6									
SDI_DATA7	usdhc2.DATA7	usdhc2.DATA7									
SDI_RESET_B	usdhc2.RESET_B	usdhc2.RESET_B									
SDI_WP	usdhc2.WP	usdhc2.WP									
NAND_ALE	rawnand.ALE	rawnand.ALE									
NAND_CE1_B	rawnand.CE1_B	rawnand.CE1_B									
NAND_CE2_B	rawnand.CE2_B	rawnand.CE2_B									
NAND_CE3_B	rawnand.CE3_B	rawnand.CE3_B									
NAND_CE4_B	rawnand.CE4_B	rawnand.CE4_B									
NAND_DATA0	rawnand.DATA0	rawnand.DATA0									
NAND_DATA1	rawnand.DATA1	rawnand.DATA1									
NAND_DATA2	rawnand.DATA2	rawnand.DATA2									
NAND_DATA3	rawnand.DATA3	rawnand.DATA3									
NAND_DATA4	rawnand.DATA4	rawnand.DATA4									
NAND_DATA5	rawnand.DATA5	rawnand.DATA5									
NAND_DATA6	rawnand.DATA6	rawnand.DATA6									
NAND_DATA7	rawnand.DATA7	rawnand.DATA7									
NAND_DQS	rawnand.DQS	rawnand.DQS									
NAND_RE_B	rawnand.RE_B	rawnand.RE_B									
NAND_READY_B	rawnand.READY_B	rawnand.READY_B									
NAND_WE_B	rawnand.WE_B	rawnand.WE_B									
NAND_WP_B	rawnand.WP_B	rawnand.WP_B									
SAI1_RX	sai1.RX_SYNC	sai1.RX_SYNC									
SAI1_RXD0	sai1.RX_DATA[0]	sai1.RX_DATA[0]									
SAI1_RXD1	sai1.RX_DATA[1]	sai1.RX_DATA[1]									
SAI1_RXD2	sai1.RX_DATA[2]	sai1.RX_DATA[2]									
SAI1_RXD3	sai1.RX_DATA[3]	sai1.RX_DATA[3]									
SAI1_RXD4	sai1.RX_DATA[4]	sai1.RX_DATA[4]									
SAI1_RXD5	sai1.RX_DATA[5]	sai1.RX_DATA[5]									
SAI1_RXD6	sai1.RX_DATA[6]	sai1.RX_DATA[6]									
SAI1_RXD7	sai1.RX_DATA[7]	sai1.RX_DATA[7]									
SAI1_TX	sai1.TX_SYNC	sai1.TX_SYNC									
SAI1_TXC	sai1.TX_BCLK	sai1.TX_BCLK									
SAI1_TXD0	sai1.TX_DATA[0]	sai1.TX_DATA[0]									
SAI1_TXD1	sai1.TX_DATA[1]	sai1.TX_DATA[1]									
SAI1_TXD2	sai1.TX_DATA[2]	sai1.TX_DATA[2]									
SAI1_TXD3	sai1.TX_DATA[3]	sai1.TX_DATA[3]									
SAI1_TXD4	sai1.TX_DATA[4]	sai1.TX_DATA[4]									
SAI1_TXD5	sai1.TX_DATA[5]	sai1.TX_DATA[5]									
SAI1_TXD6	sai1.TX_DATA[6]	sai1.TX_DATA[6]									
SAI1_TXD7	sai1.TX_DATA[7]	sai1.TX_DATA[7]									
SAI1_MCLK	sai1.MCLK	sai1.MCLK									
SAI1_RXD8	sai1.RX_SYNC	sai1.RX_SYNC									
SAI1_RXD9	sai1.RX_DATA[0]	sai1.RX_DATA[0]									
SAI1_RXD10	sai1.RX_DATA[1]	sai1.RX_DATA[1]									
SAI1_RXD11	sai1.RX_DATA[2]	sai1.RX_DATA[2]									
SAI1_RXD12	sai1.RX_DATA[3]	sai1.RX_DATA[3]									
SAI1_RXD13	sai1.RX_DATA[4]	sai1.RX_DATA[4]									
SAI1_RXD14	sai1.RX_DATA[5]	sai1.RX_DATA[5]									
SAI1_RXD15	sai1.RX_DATA[6]	sai1.RX_DATA[6]									
SAI1_RXD16	sai1.RX_DATA[7]	sai1.RX_DATA[7]									
SAI1_TXD8	sai1.TX_SYNC	sai1.TX_SYNC									
SAI1_TXD9	sai1.TX_BCLK	sai1.TX_BCLK									
SAI1_TXD10	sai1.TX_DATA[0]	sai1.TX_DATA[0]									
SAI1_TXD11	sai1.TX_DATA[1]	sai1.TX_DATA[1]									
SAI1_TXD12	sai1.TX_DATA[2]	sai1.TX_DATA[2]									
SAI1_TXD13	sai1.TX_DATA[3]	sai1.TX_DATA[3]									
SAI1_TXD14	sai1.TX_DATA[4]	sai1.TX_DATA[4]									
SAI1_TXD15	sai1.TX_DATA[5]	sai1.TX_DATA[5]									
SAI1_TXD16	sai1.TX_DATA[6]	sai1.TX_DATA[6]									
SAI1_TXD17	sai1.TX_DATA[7]	sai1.TX_DATA[7]									
SAI1_MCLK	sai1.MCLK	sai1.MCLK									
SAI1_RXD18	sai1.RX_SYNC	sai1.RX_SYNC									
SAI1_RXD19	sai1.RX_DATA[0]	sai1.RX_DATA[0]									
SAI1_RXD20	sai1.RX_DATA[1]	sai1.RX_DATA[1]									
SAI1_RXD21	sai1.RX_DATA[2]	sai1.RX_DATA[2]									
SAI1_RXD22	sai1.RX_DATA[3]	sai1.RX_DATA[3]									
SAI1_RXD23	sai1.RX_DATA[4]	sai1.RX_DATA[4]									
SAI1_RXD24	sai1.RX_DATA[5]	sai1.RX_DATA[5]									
SAI1_RXD25	sai1.RX_DATA[6]	sai1.RX_DATA[6]									
SAI1_RXD26	sai1.RX_DATA[7]	sai1.RX_DATA[7]									
SAI1_TXD18	sai1.TX_SYNC	sai1.TX_SYNC									
SAI1_TXD19	sai1.TX_BCLK	sai1.TX_BCLK									
SAI1_TXD20	sai1.TX_DATA[0]	sai1.TX_DATA[0]									
SAI1_TXD21	sai1.TX_DATA[1]	sai1.TX_DATA[1]									
SAI1_TXD22	sai1.TX_DATA[2]	sai1.TX_DATA[2]									
SAI1_TXD23	sai1.TX_DATA[3]	sai1.TX_DATA[3]									
SAI1_TXD24	sai1.TX_DATA[4]	sai1.TX_DATA[4]									
SAI1_TXD25	sai1.TX_DATA[5]	sai1.TX_DATA[5]									
SAI1_TXD26	sai1.TX_DATA[6]	sai1.TX_DATA[6]									
SAI1_TXD27	sai1.TX_DATA[7]	sai1.TX_DATA[7]									
SAI1_MCLK	sai1.MCLK	sai1.MCLK									
SAI1_RXD28	sai1.RX_SYNC	sai1.RX_SYNC									
SAI1_RXD29	sai1.RX_DATA[0]	sai1.RX_DATA[0]									
SAI1_RXD30	sai1.RX_DATA[1]	sai1.RX_DATA[1]									
SAI1_RXD31	sai1.RX_DATA[2]	sai1.RX_DATA[2]									
SAI1_RXD32	sai1.RX_DATA[3]	sai1.RX_DATA[3]									
SAI1_RXD33	sai1.RX_DATA[4]	sai1.RX_DATA[4]									
SAI1_RXD34	sai1.RX_DATA[5]	sai1.RX_DATA[5]									
SAI1_RXD35	sai1.RX_DATA[6]	sai1.RX_DATA[6]									
SAI1_RXD36	sai1.RX_DATA[7]	sai1.RX_DATA[7]									
SAI1_TXD28	sai1.TX_SYNC	sai1.TX_SYNC									
SAI1_TXD29	sai1.TX_BCLK	sai1.TX_BCLK									
SAI1_TXD30	sai1.TX_DATA[0]	sai1.TX_DATA[0]									
SAI1_TXD31	sai1.TX_DATA[1]	sai1.TX_DATA[1]									
SAI1_TXD32	sai1.TX_DATA[2]	sai1.TX_DATA[2]									
SAI1_TXD33	sai1.TX_DATA[3]	sai1.TX_DATA[3]									
SAI1_TXD34	sai1.TX_DATA[4]	sai1.TX_DATA[4]									
SAI1_TXD35	sai1.TX_DATA[5]	sai1.TX_DATA[5]									
SAI1_TXD36	sai1.TX_DATA[6]	sai1.TX_DATA[6]									
SAI1_TXD37	sai1.TX_DATA[7]	sai1.TX_DATA[7]									
SAI1_MCLK	sai1.MCLK	sai1.MCLK									
SAI1_RXD38	sai1.RX_SYNC	sai1.RX_SYNC									
SAI1_RXD39	sai1.RX_DATA[0]	sai1.RX_DATA[0]									
SAI1_RXD40	sai1.RX_DATA[1]	sai1.RX_DATA[1]				</					