Parallel & Distributed Computing

Zaeem Yousaf

Submitted To: Sir Haroon Mahmood

Contents

1	$\mathbf{Q}1$																						1
	1.1	Ans .																					1
		1.1.1	Τ	he	A	lei	nia	ı (Qι	ıa	dı	ic	s										2
		1.1.2																					2
2	$\mathbf{Q2}$																						3
	2.1	Q2(a)																					3
	2.2	Q2(b)																					3
	2.3	Q2(c)																					3
	2.4	Q2(d)																					3
	2.5	Q2(e)																					4
	2.6	Q2(f).																					4
3	Q_3																						4

1 Q1

A number of examples of SIMD, Shared memory MIMD and Distributed memory MIMD systems is given in the last slide of Lecture 2. Your task is to choose at least 2 systems from this list, each from a different category and provide details of those systems (no. of cores, architecture, memory technology, communication network, its usage and applications etc.)

1.1 Ans

1: The Alenia Quadrics (Distributed-memory SIMD systems) 2: The IBM 9076 SP2 (Distributed-memory MIMD systems)

1.1.1 The Alenia Quadrics

Year of production: 1994-1996. Machine type: Processor array Models: Quadrics Qx, QHx, x = 1, 16 Front-end: Almost any Unix workstation Operating system: Internal OS transparent to the user, Unix on front-end Connection structure: 3-D mesh, (see remarks) Compiler: Fortran 77 compiler with some Fortran 90 and some proprietary array extensions

System parameters: Model: Qx QHx Clock cycle: 40 ns 40 ns Per Proc: (32-bits) 50 Mflop/s 50 Mflop/s Memory: 2 GB to 32 GB No. of processors: form 8-128 to 128-2048

The Quadrics is a commercial spin-off of the APE-100 project of the Italian National Institute for Nuclear Physics. Systems are available in multiples of 8 processor nodes in the Q-model where up to 16 boards can be fitted into one crate or in multiples of 128 nodes in the QH-model by adding up to 15 crates to the minimal 1-crate system. The interconnection topology of the Quadrics is a 3-D grid with interconnections to the opposite sides (so, in effect a 3-D torus). The 8-node floating-point boards (FPBs) are plugged into the crate backplane which provides point-to-point communication and global control distribution. The FPBs are configured as 2^3 cubes that are connected to the other boards appropriately to arrive at the 3-D grid structure.

1.1.2 The IBM 9076 SP2

Year of production: 1996-1997. Machine type: RISC-based distributed-memory multi-processor cluster Models: Quadrics Qx, QHx, x = 1, 16 Front-end: Almost any Unix workstation Operating system: AIX (IBMs Unix variant) Connection structure: switch Compilers: XL Fortran (Fortran 90), HPF, XL C, C++

System Parameter Clock cycle: 6.25 ns Per Proc: (64-bits) 640 Mflop/s Memory/node: 1/2 GB Memory/maximal: 1 TB Point-to-point: 150 MB/s No. of processors: from 8 to 512

Application:

Applications can be run using PVM or MPI. Also High Performance Fortran is supported, both a proprietary version and a compiler from the Portland Group. IBM uses its own PVM version from which the data format converter XDR has been stripped. This results in a lower overhead at the cost of generality. Also the MPI implementation, MPI-F, is optimised for the SP2 systems.

Presently, three types of node processors are available for the SP2. The P2SC thin nodes, P2SC wide nodes and the 604e "High node". The latter is

in fact a cluster of up to 8 604e processor connected to a common memory in an SMP fashion. The processors have a clock cycle of 5 ns, however, they can only deliver 2 floating-point results/cycle at maximum, while the P2SC nodes can deliver 4 floating-point results per clock cycle. as the fastest of the P2SC nodes has a clock cycle of 6.25 ns, it has a peak performance of 640 Mflop/s while a single 604e processor can attain 400 Mflop/s at maximum. It seems that the 604e processor-based systems are more targetted to the commercial market. The P2SC-based systems are primarily meant for the technical/scientific market. In the parameter list above we included the presently fastest P2SC processor.

The SP2 configurations are housed in columns that each can contain 8–16 processor nodes. This depends on the type of node employed: a thin nodes occupies half of the space of a wide node. Although the processors in these nodes are basically the same there are some differences. At the time of writing no 6.25 ns clock wide nodes were available yet. The fastest in this class feature a clock cycle of 7.4 ns giving a peak speed of 540 Mflop/s. Also thin nodes with a clock cycle of 8.3 ns are still around, having a peak speed of 480 Mflop/s.

2 Q2

2.1 Q2(a)

```
max degree of concruncy = 5
task1, task2, task3, task4, task5
```

2.2 Q2(b)

```
critical path task1 -> task6 -> task8-> task10-> task12-> task13
```

2.3 Q2(c)

```
critical path length task1(10) -> task6(7) -> task8(6) -> task10(5) -> task12(9) -> task13(4)
=> 10 + 7 + 6 + 5 + 9 + 4 = 41
```

$2.4 \quad Q2(d)$

max possible speedup assuming large number of processors = sequentialTimeExecution/parallelTimeExecution

```
= (10+10+10+10+10+7+7+5+6+4+5+9+4) / (critical path length) = 97 / 41 = 2.37
```

2.5 Q2(e)

Minimum number of processes needed to obtain the maximum possible speedup at least 5 processors

2.6 Q2(f)

Maximum speed up if number of processes are limited to 2

```
\begin{array}{l} p_1 \; (t_1) \; p_2 \; (t_2) \; -> \; 10 \\ p_1 \; (t_4) \; p_2 \; (t_5) \; -> \; 10 \\ p_1 \; (t_3) \; p_2 \; (t_6) \; -> \; 10 \\ p_1 \; (t_9) \; p_2 \; (t_7) \; -> \; 7 \\ p_1 \; (t_8) \; p_2 \; (t_{11}) \; -> \; 6 \\ p_1 \; (t_{10}) \; p_2 \; (idle) \; 5 \\ p_1 \; (t_{12}) \; p_2 \; (idle) \; -> \; 9 \\ p_1 \; (t_{13}) \; p_2 \; (idle) \; -> \; 4 \\ total \; sequential \; execution \; time = \; 10 \; + \; 10 \; + \; 7 \; + \; 6 \; + \; 5 \; + \; 9 \; + \; 4 \\ = \; 61 \\ speedup = \; 97 \; / \; 61 \; = \; 1.6 \end{array}
```

3 Q3

```
#include<iostream>
   using namespace std;
 3
 4 struct ArrayData{
 5
      int *array;
 6
      int begin;
 7
      int end;
      int sum;
 8
 9
      ArrayData(int *arr, int b, int e, int s){
        array = arr;
10
        begin = b;
11
        end = e;
12
13
        sum = 0;
14
      }
15 };
```

```
16
17
   void merge(int array[], int left, int mid, int right)
18
      auto const subArrayOne = mid - left + 1;
19
20
      auto const subArrayTwo = right - mid;
21
      // Create temp arrays
22
23
      auto *leftArray = new int[subArrayOne],
        *rightArray = new int[subArrayTwo];
24
25
26
      // Copy data to temp arrays leftArray[] and rightArray[]
      for (auto i = 0; i < subArrayOne; i++)</pre>
27
28
        leftArray[i] = array[left + i];
      for (auto j = 0; j < subArrayTwo; j++)</pre>
29
        rightArray[j] = array[mid + 1 + j];
30
31
32
      auto indexOfSubArrayOne = 0, // Initial index of first sub-array
33
        indexOfSubArrayTwo = 0; // Initial index of second sub-array
      int indexOfMergedArray = left; // Initial index of merged array
34
35
36
      // Merge the temp arrays back into array[left..right]
      while (indexOfSubArrayOne < subArrayOne && indexOfSubArrayTwo < subArrayTwo) {</pre>
37
        if (leftArray[indexOfSubArrayOne] <= rightArray[indexOfSubArrayTwo]) {</pre>
38
          array[indexOfMergedArray] = leftArray[indexOfSubArrayOne];
39
40
          indexOfSubArrayOne++;
41
42
        else {
          array[indexOfMergedArray] = rightArray[indexOfSubArrayTwo];
43
          indexOfSubArrayTwo++;
44
45
46
        indexOfMergedArray++;
47
48
      // Copy the remaining elements of
      while (indexOfSubArrayOne < subArrayOne) {</pre>
49
        array[indexOfMergedArray] = leftArray[indexOfSubArrayOne];
50
        indexOfSubArrayOne++;
51
        indexOfMergedArray++;
52
      }
53
54
      // Copy the remaining elements of
      while (indexOfSubArrayTwo < subArrayTwo) {</pre>
55
```

```
56
        array[indexOfMergedArray] = rightArray[indexOfSubArrayTwo];
57
        indexOfSubArrayTwo++;
        indexOfMergedArray++;
58
59
      }
60 }
61
62 void *mergeSort(void * args)
63
64
      ArrayData *mat = (ArrayData *) args;
65
66
      if (mat->begin >= mat->end){
67
        int *element = new int(mat->array[mat->begin]);
        return (void *) element;
68
69
      }
70
      auto mid = mat->begin + (mat->end - mat->begin) / 2;
71
      ArrayData *left = new ArrayData(mat->array, mat->begin, mid,0);
72
73
      ArrayData *right = new ArrayData(mat->array, mid+1, mat->end,0);
74
75
      pthread_t twoThreads[2];
      pthread_create(&twoThreads[0],NULL,mergeSort,left);
76
77
      pthread_create(&twoThreads[1],NULL,mergeSort,right);
78
79
      int *left_sum;
80
      *left_sum = 0;
81
      int *right_sum;
82
      *right_sum= 0;
83
      pthread_join(twoThreads[0],(void **)&left_sum);
84
85
      pthread_join(twoThreads[1],(void **)&right_sum);
86
87
      cout << "coming here\n";</pre>
      int *total = new int(*(int*)left_sum + *(int*)right_sum);
88
89
      mergeSort((void*)left);
90
91
      mergeSort((void*)right);
      //merge(mat->array, mat->begin, mid, mat->end);
92
93
      return (void *) total;
94 }
95
```

```
96 void printArray(int A[], int size)
 97 {
 98
       for (auto i = 0; i < size; i++)</pre>
         cout << A[i] << " ";
99
100 }
101
102 int main()
103 {
104
       int matrix[4][4] = {
105
            {16,15,14,13},
106
            {12,11,10,9},
107
            {8,7,6,5},
108
            {4,3,2,1}
109
       };
       for(int i=0; i < 4; i++){
110
       int *total = new (int);
111
112
       int *arr = matrix[i];
113
       auto arr_size = sizeof(arr) / sizeof(arr[0]);
114
115
       cout << "Given array is \n";</pre>
116
       printArray(arr, arr_size);
117
118
       pthread_t main_thread;
       ArrayData *data = new ArrayData(arr,0,arr_size-1,0);
119
120
       pthread_create(&main_thread, NULL, mergeSort, data);
121
       pthread_join(main_thread,(void **)&total);
122
123
       cout << "\nSorted array is \n";</pre>
124
       printArray(data->array, arr_size);
125
       cout << "\ntotal sum: " << data->sum << endl;</pre>
126
127
       return 0;
128 }
129
```