


DLD Assignment 6

Roll NO: 19L -1196 2E1


To: Farah Munir

Section: BSCS-19 Batch





Q2 using 4-Bit SISO Registers

(a) $B = A$ and $A = A$




b) $B = A$ and $A = B$




Q 3

4-Bit Serial Adder using JK-Flip flop









Q 4

Serial addition circuit






Q5




Q6

BCD Synchronous counter




Q7 Modulo 7 Counter






Q8

custom digital watch



Q 10 circuit counter with parallel load.

load \rightarrow  load'



Q11

