
Multi-Processor Systems Pirouz Bazargan Sabet Sorbonne Université - LIP6 Pirouz.Bazargan-Sabet@lip6.fr Pirouz Bazargan Sabet February 2021



Introduction

- A Risc can execute on instruction at a cycle
- This rhythm imposes a high exigence on the memory sub-system



Pirouz Bazargan Sabet

February 2021

Introduction


What are these requirements?


- Work at the processor's frequency
- Answer to an instruction fetch request and potentially to a data read or write request in one cycle
- Contain the processor's memory space : 4GB per process
- Reasonable cost





Pirouz Bazargan Sabet


Introduction Is there any memory technology with such characteristics? CMOS Static Memories Work at processor's frequency One cycle per access KBs to few MBs





































Cache organization

Primary memory





Cache


to save a PM's block?


How the cache place is selected


O Direct Mapping cache


♦ Set Associative cache


→ Full Associative cache






































Cache Write Strategy Write Back • The data are only saved in the cache • The PM is updated when a modified block is evinced from the • Difficulties with coherency in the memory hierarchy • Do not require a memory access • An additional mechanism is required to insure the coherency • Updating the PM requires 2 block transfers on the bus • Unnecessary memory updates may be avoided by identifying



Memory coherency in a multi-processor system

- \bigcirc If a processor P_i writes a value V_0 at an address A_0 then, reads the address A_0 , it should obtain V_0
- \bigcirc If a processor P_i writes a value V_0 at an address A_0 and if another processor P_i $(j \neq i)$ reads continuously the address A_0 , it should eventually obtain V_0 after an undefined number of attempts
- If a processor P_i writes a value V_0 at an address A_0 then, then value V_1 at the same address and if another processor P_i $(j \neq i)$ reads continuously the address A_0 , it should never see V_1 then, V_0




Pirouz Bazargan Sabet


cache


modified blocks (Dirty)


Pirouz Bazargan Sabet

February 2021









How to insure the memory coherency?

- No cache !!
 - Some parts of the memory space may be defined as *uncachable*.
- Write Through caches guarantee by construction the memory coherency ... in a mono-processor system and ease the implementation of the coherency in a multiprocessor system



Pirouz Bazargan Sabet

February 2021

Cache


How to insure the memory coherency?


- No cache!!
 - Some parts of the memory space may be defined as uncachable.
- Write Through caches ease the implementation of memory coherency
- In a *Write Back* cache, when a block is modified the primary memory should be notified that his block is no more up-to-date ... during the first modification

 From now on, the block is tagged as *Invalid* in the PM



Pirouz Bazargan Sabet





How to insure the memory coherency?


- No cache !!
 - Some parts of the memory space may be defined as *uncachable*.
- Write Through caches ease the implementation of memory
- In a Write Back cache, when a block is modified the primary memory should be notified that his block is no more up-to-date ... during the first modification From now on, the block is tagged as *Invalid* in the PM



An additional mechanism should be implemented in the cache to *monitor* the transfers on the bus. Snoopy

Pirouz Bazargan Sabet

February 2021



Cache


Snoopy – WT Cache

- The *Snoopy* monitors the *transfers* on the bus
 - Write transfers
 - o Check if the address of the transfer matches a block present in the cache (check the *Directory* – processor's request should wait – be blocked)
 - o Extract the block (read the *Data* processor's request should wait – be blocked)
 - o Modify the block with the data received from the bus
 - O Save the modified block in the cache (write into Data processor's request should wait – be blocked)



requires 3 or 4 cycles – Write transfer 1 cycle

Pirouz Bazargan Sabet February 2021



Snoopy – WT Cache

- The *Snoopy* monitors the *transfers* on the bus
 - Write transfers

What if the Fifo is near to overflow?

- Check if the address of the transfer matches a block present in the cache (check the *Directory* – processor's request should wait – be blocked)
- Invalidate the block if present (update the *Directory* processor's requests should wait be blocked)



requires 2 cycles – Write transfer 1 cycle

Pirouz Bazargan Sabet February 2021

Cache

Snoopy – WT Cache

- The *Snoopy* monitors the *transfers* on the bus
 - **○** Write transfers

What if the *Fifo* is still near to overflow?

- Check if the address of the transfer matches a block present in the cache (check the *Directory* – processor's request should wait – be blocked)
- Invalidate the cache (update the *Directory* processor's requests should wait be blocked)



Pirouz Bazargan Sabet

February 2021

Cache

Snoopy – WT Cache

- The *Snoopy* monitors the *transfers* on the bus
 - ☑ Invalidate transfers
 - Check if the address of the transfer matches a block present in the cache (check the *Directory* – processor's request should wait – be blocked)
 - Invalidate the block if present (update the *Directory* processor's requests should wait be blocked)



requires 2 cycles – *Invalidate* transfer 1 cycle

Pirouz Bazargan Sabet

February 2021

Cache

Snoopy - WB Cache

- The *Snoopy* monitors the *transfers* on the bus
 - → Write transfers
 - Check if the address of the transfer matches a block present in the cache (check the *Directory* – processor's request should wait – be blocked)
 - o Extract the block (read the *Data* processor's request should wait be blocked)
 - o Modify the block with the data received from the bus
 - Save the modified block in the cache (write into Data processor's request should wait be blocked)



requires 3 or 4 cycles – Write transfer 1 cycle

gargan Sabet February 2021

Snoopy - WB Cache

- The *Snoopy* monitors the *transfers* on the bus
 - Write transfers
 - Check if the address of the transfer matches a block present in the cache (check the *Directory* – processor's request should wait – be blocked)
 - Invalidate the block if present (update the *Directory* processor's requests should wait be blocked)



requires 2 cycles – Write transfer 1 cycle

Pirouz Bazargan Sabet

February 2021

Cache

Snoopy - WB Cache

- The *Snoopy* monitors the *transfers* on the bus
 - **○** Write transfers

What if the Fifo comes to is near to overflow?

- Check if the address of the transfer matches a block present in the cache (check the *Directory* – processor's request should wait – be blocked)
- Invalidate the cache (update the *Directory* processor's requests should wait be blocked)



Pirouz Bazargan Sabe

February 2021

Cache

Snoopy - WB Cache

- The *Snoopy* monitors the *transfers* on the bus
 - ☑ Invalidate transfers
 - Check if the address of the transfer matches a block present in the cache (check the *Directory* – processor's request should wait – be blocked)
 - Invalidate the block if present (update the *Directory* processor's requests should wait be blocked)



requires 2 cycles – *Invalidate* transfer 1 cycle

Pirouz Bazargan Sabet

February 2021

Cache

Snoopy - WB Cache

- The *Snoopy* monitors the *transfers* on the bus
 - Aborted transactions (*Retract*)
 - Check if the address of the transfer matches a block present in the cache (check the *Directory* – processor's request should wait – be blocked)
 - o Request send to *Bus Interface Controller* to update the memory (*Update Transaction*)



Pirouz Bazargan Sabet

