

## Multi-Processor Systems

*Pirouz Bazargan Sabet*

Sorbonne Université - LIP6



Pirouz.Bazargan-Sabet@lip6.fr

Pirouz Bazargan Sabet

February 2021

## Outline

- ❏ System Bus
- ❏ An example of on-chip bus : Pi-Bus



Pirouz Bazargan Sabet

February 2021

## Introduction

### What is a System Bus ?

- A set of wires connecting the different components of a system
- A mean of communication between these components



Pirouz Bazargan Sabet

February 2021

## Introduction

### Why do we use the word *Bus* ?

- A *Bus* does **not** mean a set of wires
- On a wire there is one and only one emitter





Pirouz Bazargan Sabet

February 2021

## Introduction

Why do we use the word *Bus* ?

- On a *Bus* we may connect several emitters



Pirouz Bazargan Sabet

February 2021

## Introduction

What is a System Bus ?

- A set of wires connecting the different components of a system
- A mean of communication between these components
- 3 types of components may be connected on a *Bus*




Pirouz Bazargan Sabet

February 2021

## Introduction

What is a System Bus ?



Pirouz Bazargan Sabet

February 2021

## Introduction

What is a System Bus ?

- Transfer* : a data exchange on the bus
- Transaction* : A complete sequence of exchanges on the bus following the bus protocol starting with the connection of the master till its disconnection.



Pirouz Bazargan Sabet

February 2021

## Pi – Bus

- Pi-Bus is a synchronous on-chip system bus
- An European project aiming at the definition of a standard on-chip bus (OMI – 1994-2005)




Advanced RISC Machines  
INMOS  
Matra MHS  
Philips  
Siemens



Pirouz Bazargan Sabet

February 2021

## Pi – Bus



Pirouz Bazargan Sabet

February 2021

## Pi – Bus

Name	Emitter	Receiver	N bits	Signification
<b>Ck</b>	Ext	CMS	1	Clock : Synchronization signal
<b>ResetN</b>	Ext	CMS	1	Reset : Reset signal – negative logic
<b>Req</b>	M	C	1*M	Request : Request to use the bus
<b>Gnt</b>	C	M	1*M	Grant : Permission to use the bus
<b>A</b>	M	CS	30	Address
<b>Opc</b>	M	S	4	Opcode : Byte selection
<b>Sel</b>	C	S	1*S	Select : Selection of the slave
<b>D</b>	MS	MS	32	Data
<b>Read</b>	M	S	1	Read : Operation type – read or write
<b>Ack</b>	S	MC	3	Acknowledge : Slave's acknowledgment
<b>Lock</b>	M	C	1	Lock : Still need the bus
<b>Tout</b>	C	MS	1	TimeOut : Too long ! – Transaction aborted

Pirouz Bazargan Sabet

February 2021





## Pi – Bus

Opc	M	S	4	Opcode : Byte selection
<b>WDU</b>	0010			Word Undefined
<b>HW0</b>	1000			Half Word 0
<b>HW1</b>	1010			Half Word 1
<b>BY0</b>	1100			Byte 0
<b>BY1</b>	1101			Byte 1
<b>BY2</b>	1110			Byte 2
<b>BY3</b>	1111			Byte 3
<b>NOP</b>	0000			No Operation




Pirouz Bazargan Sabet

February 2021



## Pi – Bus

### Bus controller




Pirouz Bazargan Sabet

February 2021

## Bus controller

## Pi – Bus

assuming  $\overline{Rdy} = Wat$




Pirouz Bazargan Sabet

February 2021

## Pi – Bus

### Bus controller Selecting the Slave

- A slave is mapped on a portion of the memory space : first address and size (power of 2)



Pirouz Bazargan Sabet

February 2021

## Pi – Bus

### Bus controller Selecting the Slave

- A slave is mapped on a portion of the memory space : first address and size (power of 2)
- The most significant bits of the address (send by the Master) is decoded by the Controller to select the Slave



Pirouz Bazargan Sabet

February 2021

## Pi – Bus

Bus controller Arbitration : selecting the Master

- When several Masters wants to access the bus, the controller has to select the one than can use the bus
- The selection is based on an order of *priority*



Pirouz Bazargan Sabet

February 2021

## Pi – Bus

Bus controller Arbitration : selecting the Master  
Fixed order

- Easy to implement
- **Unfair**



Pirouz Bazargan Sabet

February 2021

## Pi – Bus

Bus controller Arbitration : selecting the Master  
Random order

- Requires a truly random selection to give each Master the same probability to be selected – random number generator
- **Hard to implement**



Pirouz Bazargan Sabet

February 2021

## Pi – Bus

Bus controller Arbitration : selecting the Master  
First arrived first served

- **Requires a FiFo**
- **Several Masters may send a request in the same cycle**



Pirouz Bazargan Sabet

February 2021

## Pi – Bus

**Bus controller** Arbitration : selecting the Master  
Wrapped fixed order (Round robin)

- Set a fixed *pseudo-order* between the Masters :  
 $P_0 > P_1 > \dots > P_n > P_0$
- The Master that has been selected gets the least priority
- Fair
- No starving problem




Pirouz Bazargan Sabet

February 2021

## Pi – Bus

**Bus controller** Arbitration : selecting the Master  
Wrapped fixed order (Round robin)



Pirouz Bazargan Sabet

February 2021