Multi-Processor Systems

Pirouz Bazargan Sabet

Sorbonne Université - LIP6



Pirouz.Bazargan-Sabet@lip6.fr

Pirouz Bazargan Sabet

February 2021

Outline

- The Problem of Shared Resources
- Atomic Operations



Pirouz Bazargan Sabe

February 2021

Introduction

Performance

- O To enhance the performance of a system (execution time) we can play with 2 parameters
 - The processor's frequency
 - o Pipeline
 - The number of cycles required to execute an operation



Pirouz Bazargan Sabet

February 2021

Introduction

- O To reduce the number of cycles necessary to execute an operation, we should increase the *parallelism*
 - The parallelism on processing data

```
o 4 bits (1970's) o 32 bits (1990's)
o 8 bits (1970's) o 64 bits (2000's)
o 16 bits (1980's) o 128 bits (?
```

• The parallelism of instructions



Pirouz Bazargan Sabet

Introduction

- The parallelism of instructions
 - Fine grain parallelism
 - o SuperScalar Processors
 - o CPI < 1
 - Coarse grain parallelism
 - Several parallel instruction flows
 - o Distribution of the workload between several *Threads*
 - o Multi-processors



Pirouz Bazargan Sabet

February 2021

February 2021

Introduction

Coarse Grain Parallelism

- What will happen when two different instruction flows access the same shared memory space?

Introduction

Coarse Grain Parallelism

- What will happen when two different instruction flows access the same shared memory space?
 - In a mono-processor system, disabling the interrupts avoids Thread switching between the read and the write (critical section)

February 2021

Introduction

Coarse Grain Parallelism

- What will happen when two different instruction flows access the same shared memory space?
 - The sharing may be managed at software level
 Example: Token passing



Pirouz Bazargan Sabet

February 2021

o One may receive the token

even if not needed

Introduction

Coarse Grain Parallelism

- What will happen when two different instruction flows access the same shared memory space?
 - o Hardware support : Atomic Operations
 - o In a mono-processor system:

A sequence of Read-Modify-Write instructions at an address A_0 is said Atomic if it cannot be interrupted

o In a multi-processor system :

During the execution of a sequence of *Read-Modify-Write* by a processor P_i at an address A_0 the address A_0 should not receive other writes from another processor $P_{j\ (j\neq i)}$



Pirouz Bazargan Sabet

February 2021

Introduction

Coarse Grain Parallelism

- What will happen when two different instruction flows access the same shared memory space?
 - o Hardware support : Atomic Operations
 - o Swap
 - o Compare and Swap
 - o Linked Load and Store Conditional



Pirouz Bazargan Sabet

February 2021

Atomic Operations

Swap: exchanges the contents of a register and a word

The *Swap* instruction allows to set up a *lock* that protects the accesses to a shared memory space



Pirouz Bazargan Sabet

February 2021


Atomic Operations


Swap: exchanges the contents of a register and a word

- The word in the memory may contain 0 or 1
 - 0 : Access allowed : the shared memory space in not being used
 - 1: Access denied: The shared memory space is in use
- The register contains always 1



Pirouz Bazargan Sabet





Atomic Operations

Swap: exchanges the contents of a register and a word

```
void Lock (int *pt_lock)
{
  register int r = 1;

while ((r = Swap (r, pt_lock)) != 0)
  {
    r = 1;
    Wait ...;
  }
}
```

The Lock is usually uncachable but not necessarily



Pirouz Bazargan Sabet

February 2021

Atomic Operations

Swap: exchanges the contents of a register and a word

```
void Lock (int *pt_lock)
{
  register int r = 1;

while ((r = Swap (r, pt_lock)) != 0)
  {
  r = 1;
  while (*pt_lock != 0) Wait ...;
  }
}
```

On On

A *cachable Lock* avoids overloading the bus

On the other hand the *Swap* is necessarily *uncachable*

Pirouz Bazargan Sabet

Atomic Operations Swap void SharedOp_1 (int *pt_shared, int *pt_shared_lock) int var_1 ; void SharedOp_2 (int *pt_shared, int *pt_shared_lock) Lock (pt_shared_lock); int var_2; var_1 = *pt_shared; var_1 = SomeOperation_1 (var_1); Lock (pt_shared_lock); *pt_shared = var_1 ; var_2 = *pt_shared; Unlock (pt_shared_lock); var_2 = SomeOperation_2 (var_2); *pt_shared = var_2 ; Unlock (pt_shared_lock); Pirouz Bazargan Sabet February 2021

Atomic Operations Swap rt, i (rs) IFC DEC EXE MEM MEM WBK WBK M M M M


Atomic Operations

Swap: exchanges the contents of a register and a word

- The Swap instruction allows to set up a lock that protects the accesses to a shared memory space
- The atomicity is guaranteed by the *Bus*. The Read and the Write accesses should be executed in a single *transaction*



Pirouz Bazargan Sabet



Atomic Operations Swap Deadlock! void SharedOp_1 (int *pt_a void SharedOp_2 (int *pt_a int *pt_b int *pt_b int *pt_a_lock, int *pt_a_lock, int *pt_b_lock) int *pt_b_lock) int var_1; int var_1 ; int var_2; int var_2 ; Lock (pt_a_lock); Lock (pt_b_lock); Lock (pt_b_lock); Lock (pt_a_lock); var_a = SomeOp_a1 (pt_a, pt_b); var_a = SomeOp_a2 (pt_a, pt_b); var_b = SomeOp_b1 (pt_a, pt_b); var_b = SomeOp_b2 (pt_a, pt_b); *pt_a = var_a ; *pt_a = var_a ; *pt_b = var_b ; *pt_b = var_b ; Unlock (pt_a_lock); Unlock (pt_a_lock); Unlock (pt_b_lock); Unlock (pt_b_lock); Pirouz Bazargan Sabet February 2021

Atomic Operations

Swap: exchanges the contents of a register and a word

- The *Swap* instruction allows to set up a *lock* that protects the accesses to a shared memory space
- The atomicity is guaranteed by the *Bus*. The Read and the Write accesses should be executed in a single *transaction*
- The protection of each shared memory space requires a proper Lock
- Swap is not powerful enough
 Is it possible to create a direct exclusive access to shared memory word?

Pirouz Bazargan Sabet

February 2021

Atomic Operations

CaS: Compare and Swap

Compares the contents of a register with a memory word. If identical, exchanges the contents of a register with the contents of the word


- The CaS instruction allows an exclusive access (Read-Modify-Write) to a memory word
- If an other *Thread* modifies the word between the Read and the Write, the write operation is rejected





Pirouz Bazargan Sabet















Atomic Operations CaS: Compare and Swap void ExclusiveR_M_W (int *pt_shared) { register int var; register int sav; do { sav = *pt_shared; var = SomeOp (sav ...); } while ((var = Cas (var, sav, pt_shared)) != sav); } Pirouz Bazargan Sabet February 2021

CaS: Compare and Swap Compares the contents of a register with a memory word. If identical, exchanges the contents of a register with the contents of the word The CaS instruction allows an exclusive access (Read-Modify-Write) to a memory word If an other Thread modifies the word between the Read and the Write, the write operation is rejected The comparison is done in the cache The atomicity is guaranteed by the Bus (a single transaction)














Atomic Operations LL: Linked Load SC: Store Conditional LL reads a word in the memory and reserves the location SC writes the word if no other writes have been seen The pair of instructions LL, SC guarantees the atomicity of a Read-Modify-Write operation on a word If another Thread modifies the word in the memory between the Read and the Write, the Write operation is rejected An SC non preceded by an LL is rejected


















February 2021


Pirouz Bazargan Sabet






































Atomic Operations

LL: Linked Load SC: Store Conditional

LL reads a word in the memory and reserves the location SC writes the word if no other writes have been seen

- The pair of instructions *LL*, *SC* guarantees the atomicity of a *Read-Modify-Write* operation on a word
- If another *Thread* modifies the word in the memory between the *Read* and the *Write*, the *Write* operation is rejected
- An SC non preceded by an LL is rejected
- The atomicity is not based on the value of the variable (as in the case of *CaS*) but on the existence of a reservation
- The atomicity is insured by the memory sub-system
- The implementation becomes more difficult as the number of processors increases