



Multi-Processor Systems Pirouz Bazargan Sabet Sorbonne Université - LIP6 Pirouz.Bazargan-Sabet@lip6.fr Pirouz Bazargan Sabet February 2021








Mem	ory Hie	rarchy)
			Secondary memory	
Primary memory				
[ache cycle v KBs	10 cycles few MBs	10 ⁶ cycles few GBs	
• The exploitation of Spatial and Temporal localities allow to reduce drastically the Miss rate in the cache (< 10%)				
	What Miss rate should we expect for the Primary Memory? $\simeq 10^{-5}$			
	Pirouz Bazargan	Sabet	Februar	y 2021




































































Virtual Memory

- The Page Table has the same function as the Directory
- The address translation latency is time consuming regardless of the type of the table
- Untractable considering the requirement imposed by the processor : one access every cycle
- The address translation process should be accelerated

Introduce a hardware Cache of the Page Table : TLB (Translation Lookaside Buffer)



Pirouz Bazargan Sabet

February 2021

