# Py2HWSW

# A Python Framework for HW/SW Co-design

March 5, 2025



# **Py2HWSW, A Python Framework for HW/SW Co-design** User Guide, 0.81, Build 0fdf161c







## **Document Version History**

Version	Date	Person	Changes from previous version
0.81	March 5, 2025	JTS	Unrelased

# **Py2HWSW, A Python Framework for HW/SW Co-design** User Guide, 0.81, Build 0fdf161c





## **Contents**

•	intro	Dauction	ı
	1.1	What Is Py2HWSW?	1
	1.2	What Is Py2HWSW For?	1
	1.3	What Problem Does Py2HWSW Solve?	1
	1.4	What Design Principles Underlie Py2HWSW?	2
	1.5	How Does Py2HWSW Accomplish Its Goals?	2
2	Get	ting Started	2
	2.1	Setup Directory	2
	2.2	Create An AND Gate Core: iob_and	4
	2.3	Setup And Build	5
3	How	v It Works	5
	3.1	Setup Flow Chart	5
	3.2	Standard Interfaces	7
	3.3	Block hierarchy	9
	3.4	Main launch script: py2hwsw.py	9
	3.5	Simulate with Verilator	10
		3.5.1 IP core simulation	11
		3.5.2 Subsystem simulation	11
	3.6	Deliver an IP core	11
4	Py2	HWSW Classes	12
	4.1	Main class for core representation: iob_core.py	12
	4.2	Configuration class: iob_conf.py	13
	4.3	Signal class: iob_signal.py	15
	4.4	Wire class: iob_wire.py	16
	4.5	Port class: iob_port.py	17

# **Py2HWSW, A Python Framework for HW/SW Co-design** User Guide, 0.81, Build 0fdf161c



4.6	Special cases	18
4.7	Core library	19



## **List of Tables**

1	Standard <i>Python Parameters</i> passed by Py2HWSW to every core's "setup" function	7
2	Table of supported Py2HWSW attributes in the <b>Core Dictionary</b> . The <i>Data Type</i> column specifies the type of internal object that the Py2HWSW will convert the attribute's value to (usually the user inputs a string, list, or dictionary value and then py2 converts it to an internal object)	8
3	Table of cores available in the library of the Py2HWSW framework. The <i>Directory</i> column is the path to the core's setup directory, relative to the Py2HWSW lib directory, py2hwsw/1 i.b/	22

# **Py2HWSW, A Python Framework for HW/SW Co-design** User Guide, 0.81, Build 0fdf161c



## **List of Figures**

1	High-Level Flow Chart of Py2HWSW Setup Procedure	6
2	Block Hierarchy of a Py2HWSW Project	9



#### 1 Introduction

Open-source Python framework for managing files, automating project flows of embedded hardware/software codesign projects, and partially generating Verilog hardware components. The framework simplifies the project structure, addresses challenges in Hardware Design Languages like Verilog and VHDL, and automates emulation, simulation, FPGA, and ASIC flows. The proposed Verilog generator offers flexibility, user control, and ease of use, producing human-readable code compatible across FPGAs and ASICs.

### 1.1 What Is Py2HWSW?

In the rapidly evolving landscape of hardware design, the need for efficient and flexible tools is paramount. Enter py2hwsw, a powerful tool designed to streamline the process of generating Verilog cores from high-level descriptions provided in Python or JSON dictionaries. With py2hwsw, engineers can easily translate their design specifications into functional hardware components, significantly reducing development time and complexity.

### 1.2 What Is Py2HWSW For?

Py2HWSW is designed to do the following:

- Core Generation: Generates Verilog cores from descriptions in Python or JSON dictionaries.
- Framework Compatibility: Integrates seamlessly with existing Verilog cores and frameworks.
- High-Level Configuration: Allows configuration of cores via high-level Python parameters.
- Automated Resources: Produces scripts and Makefiles for deployment in various FPGAs, simulators, and synthesis tools, along with documentation.
- Readable Code: Generates legible Verilog code with comments for better understanding and maintenance.

### 1.3 What Problem Does Py2HWSW Solve?

Py2hwsw addresses several key challenges in the hardware design process:

- Complexity of Verilog Coding: Writing Verilog code can be intricate and error-prone, especially for those who may not be deeply familiar with hardware description languages. Py2hwsw simplifies this by allowing designers to specify their hardware requirements using high-level Python or JSON dictionaries, reducing the need for extensive Verilog knowledge.
- Integration of Existing Designs: Many projects involve legacy Verilog cores that need to be integrated with new designs. Py2hwsw facilitates this integration, enabling users to leverage existing components while still benefiting from the tool's advanced features.
- Configuration Challenges: Customizing hardware components often requires deep dives into low-level code. Py2hwsw allows for high-level configuration through Python parameters, making it easier for designers to adjust their designs without getting bogged down in the details of Verilog.



- Resource Generation: The process of preparing scripts and Makefiles for various deployment environments can be tedious and time-consuming. Py2hwsw automates this process, providing users with the necessary resources to run their designs on different FPGAs, simulators, and synthesis tools.
- Code Readability and Maintenance: Maintaining and debugging hardware designs can be challenging, especially when the code is not well-documented. Py2hwsw generates legible Verilog code with comments, enhancing readability and making it easier for teams to collaborate and maintain their designs over time.

In summary, Py2hwsw streamlines the hardware design workflow, making it more accessible, efficient, and manageable for engineers and designers.

### 1.4 What Design Principles Underlie Py2HWSW?

Py2HWSW works by:

- Standard Py2HWSW syntax: Use a standard Py2HWSW syntax to describe each core.
- Support Python dictionaries and JSON files: Supports Python dictionaries to generate dynamic cores based on python parameters. And supports JSON files to describe fixed cores and for compatibily with cores generated by external tools.
- Support custom verilog snippets: Each core may include custom verilog snippets for any edge-case which cannot be described using Py2HWSW syntax.
- Internal Object-Oriented structure: Py2HWSW converts core descriptions into its internal object-oriented system, creating high-level abstractions of Verilog building blocks.

#### 1.5 How Does Py2HWSW Accomplish Its Goals?


- Two-Step Development Process: The core development is divided into two distinct phases: the setup phase and the build phase. During the setup phase, Verilog source files are generated based on high-level descriptions provided in Python or JSON format. The build phase then utilizes these Verilog sources to produce the necessary FPGA bitstreams, netlists, and other deployment files.
- Independent Setup Folders: Each core is organized within its own independent setup folder, containing high-level description files and, if needed, low-level files as well.
- Core Description Input: The core's specifications are provided to Py2hwsw in the form of JSON or a Python dictionary, utilizing standard Py2hwsw attributes.
- Flexible Attribute Handling: When generating the cores dictionary via a Python script, users can include a set of standard Py2hwsw attributes alongside their own custom-defined attributes.

## 2 Getting Started

#### 2.1 Setup Directory

The setup directory of a core may have the following structure:





Only the core\_name.py or core\_name.json file is needed to pass the core's description to Py2HWSW. The remaining directories and files are optional.

If the document, hardware, and software directories exist, they will be copied to the build directory, overriding any files already present there, such as standard ones or files from other cores.

The \*\_build.mk files allow the user to include core specific Makefile targets and variables from the build process. These will be copied to the build directory and included in the standard build process Makefiles.

The src directories contain manually written Verilog/C/TeX sources for the core, should they be needed.

The following directories and files do not follow a mandatory structure, but are typically used for the following purposes:

The hardware/modules and submodules directories typically contain setup directories of other cores.

The scripts directory contains scripts specific to the core, and may be called by the user or from the core\_name.py script.

A simple example of a core's setup directory is available for the iob\_and core.

A more complex example of a core's setup directory is available for the iob\_soc core.



#### 2.2 Create An AND Gate Core: iob\_and

The simplest core description for Py2HWSW is as follows:

```
# SPDX-FileCopyrightText: 2025 IObundle
 #
2
 # SPDX-License-Identifier: MIT
 def setup(py_params_dict):
      attributes_dict = {
           "generate_hw": True,
8
           "confs": [
9
                {
10
                     "name": "general",
11
                     "descr": "General group of confs",
12
                     "confs": [
                         {
14
                              "name": "W",
15
                              "type": "P",
16
                              "val": "21",
17
                              "min": "1",
18
                              "max": "32"
19
                              "descr": "IO width",
20
                         },
21
                    ],
22
                },
23
           ],
24
           "ports": [
25
                {
26
                     "name": "a_i",
27
                     "descr": "Input port",
28
                     "signals": [
29
                         {"name": "a_i", "width": "W"},
30
                    ],
31
                },
33
                     "name": "b_i",
34
                     "descr": "Input port",
35
                     "signals": [
                         {"name": "b_i", "width": "W"},
37
                    ],
38
                },
39
40
                     "name": "y_o",
"descr": "Output port",
41
42
                     "signals": [
43
                         {"name": "y_o", "width": "W"},
                    ],
45
                },
46
           ],
47
           "snippets": [{"verilog_code": " assign y_o = a_i & b_i;"}],
48
      }
49
50
      return attributes_dict
```

USER GUIDE, 0.81, BUILD 0FDF161C

#### **View Source**

A set of basic cores to showcase the various Py2HWSW features can be found in the basic tests directory.

### 2.3 Setup And Build

To checkout the source and setup the example iob\_and core:

To do a clean setup:

```
py2hwsw iob_and clean
py2hwsw iob_and setup --no_verilog_lint
```

The setup process will generate a build directory containing the core's verilog sources and build files. By default, the build directory is '../[core\_name]\_V[core\_version]'.

To build and run the core in simulation:

```
s make -C ../iob_and_V* sim-run
```

### 3 How It Works

This section gives a detailed description of the Py2HWSW framework.

#### 3.1 Setup Flow Chart

Figure 1 presents a high-level flow chart of the Py2HWSW setup procedure.






Figure 1: High-Level Flow Chart of Py2HWSW Setup Procedure



#### 3.2 Standard Interfaces

The Py2HWSW framework provides the following two standard interfaces:

- 1. **Python Parameters**: Core "setup" function receives information from Py2HWSW via a dictionary in its first argument, referred to as *Python Parameters*.
- 2. **Core Dictionary**: Core "setup" function returns a core description dictionary to Py2HWSW, referred to as *Core Dictionary*.

The core's "setup" function is the python function defined by the user in the ¡core\_name¿.py file.

If the core is described by a JSON file, then the *Python Parameters* interface is not available. The JSON file gives a dictionary to Py2HWSW, similar to the python dictionary of the "setup" function. This allows the user to use external tools to generate cores in JSON format.

The *Python Parameters* received by the core's "setup" function is a dictionary containing both parameters passed by its instantiator and standard parameters passed by Py2HWSW. Each key, value pair in the dictionary is a *Python Parameter*. The value of the python parameter may be of any data type.

Name	Data Type	Description

Table 1: Standard Python Parameters passed by Py2HWSW to every core's "setup" function.

The standard python parameters passed by Py2HWSW are listed in Table 1.

The python parameters supported by each core is available in the respective core's user guide, as long as they have the *Python Parameters* attribute defined. Instructions on how to build a core's user guide can be found in Section 4.7.

Name	Data Type	Description
original_name	<class 'str'=""></class>	Original name of the module. (The module name
		commonly used in the files of the setup dir.)
name	<class 'str'=""></class>	Name of the generated module.
description	<class 'str'=""></class>	Description of the module
confs	<class 'list'=""></class>	List of module macros and Verilog (false-
		)parameters.
ports	<class 'list'=""></class>	List of module ports.
wires	<class 'list'=""></class>	List of module wires.
snippets	<class 'list'=""></class>	List of core Verilog snippets.
comb	<class 'iob_comb.iob_comb'=""></class>	Verilog combinatory circuit.
fsm	<class 'iob_fsm.iob_fsm'=""></class>	Verilog finite state machine.
subblocks	<class 'list'=""></class>	List of instances of other cores inside this core.
superblocks	<class 'list'=""></class>	List of wrappers for this core. Will only be setup if
		this core is a top module, or a wrapper of the top
		module.
sw_modules	<class 'list'=""></class>	List of software modules required by this core.
instance_name	<class 'str'=""></class>	Name of the instance
instance_description	<class 'str'=""></class>	Description of the instance
parameters	typing.Dict	Verilog parameter values



Name	Data Type	Description
if_defined	<class 'str'=""></class>	Only use this instance in Verilog if this Verilog macro is defined
if_not_defined	<class 'str'=""></class>	Only use this instance in Verilog if this Verilog macro is not defined
instantiate	<class 'bool'=""></class>	Select if should intantiate the module inside another Verilog module.
build_dir	<class 'str'=""></class>	Path to folder of build directory to be generated for this project.
version	<class 'str'=""></class>	Core version. By default is the same as Py2HWSW version.
previous_version	<class 'str'=""></class>	Core previous version.
setup_dir	<class 'str'=""></class>	Path to root setup folder of the core.
use_netlist	<class 'bool'=""></class>	Copy ' <setup_dir>/CORE.v' netlist instead of '<setup_dir>/hardware/src/*'</setup_dir></setup_dir>
is₋system	<class 'bool'=""></class>	Sets 'IS_FPGA=1' in config_build.mk
board_list	<class 'list'=""></class>	List of FPGAs supported by this core. A standard folder will be created for each board in this list.
dest_dir	<class 'str'=""></class>	Relative path inside build directory to copy sources of this core. Will only sources from 'hardware/src/*'
ignore_snippets	<class 'list'=""></class>	List of '.vs' file includes in verilog to ignore.
generate_hw	<class 'bool'=""></class>	Select if should try to generate ' <corename>.v' from py2hwsw dictionary. Otherwise, only generate '.vs' files.</corename>
parent	<class 'dict'=""></class>	Select parent of this core (if any). If parent is set, that core will be used as a base for the current one. Any attributes of the current core will override/add to those of the parent.
is_top_module	<class 'bool'=""></class>	Selects if core is top module. Auto-filled. DO NOT CHANGE.
is_superblock	<class 'bool'=""></class>	Selects if core is superblock of another. Auto-filled. DO NOT CHANGE.
is₋tester	<class 'bool'=""></class>	Generates makefiles and depedencies to run this core as if it was the top module. Used for testers (superblocks of top moudle).
python_parameters	<class 'list'=""></class>	List of core Python Parameters. Used for documentation.

Table 2: Table of supported Py2HWSW attributes in the **Core Dictionary**. The *Data Type* column specifies the type of internal object that the Py2HWSW will convert the attribute's value to (usually the user inputs a string, list, or dictionary value and then py2 converts it to an internal object).

The list of attributes supported by the Py2HWSW framework is given in Table 2. If a core provides a dictionary with keys not listed in Table 2, then the Py2HWSW framework will raise an error. Each key, value pair in the dictionary is a *Core Attribute*. The data type of the core attribute may be of any data type, but are usually a string, list, or dictionary. If the data type is a string, it may also represent an object using Py2HWSW's *Short Notation*??.



#### 3.3 Block hierarchy

Figure 2 presents an example block hierarchy for a Py2HWSW project. Superblocks are only used if they are superblocks of the project's top module or of one of its wrappers.




Figure 2: Block Hierarchy of a Py2HWSW Project

#### 3.4 Main launch script: py2hwsw.py

The main launch script for the Py2HWSW progam is the 'py2hwsw.py' script.

The following code snippet from that script processes the command line arguments and launches the program for the specified "target".

```
action="store_true",
    help="Print supported Py2HWSW core dictionary attributes",
)
args = parser.parse_args()

# print(f"Args: {args}", file=sys.stderr) # DEBUG

iob_core.global_build_dir = args.build_dir
iob_core.global_project_root = args.project_root
```



```
iob_core.global_project_vformat = args.verilog_format
10
      iob_core.global_project_vlint = args.verilog_lint
11
      iob_core.global_clang_format_rules_filepath = args.clang_rules
12
      iob_base.debug_level = args.debug_level
13
14
      if args.py2hwsw_docs:
15
          iob_core.setup_py2_docs(PY2HWSW_VERSION)
          exit(0)
17
18
      if args.print_py2hwsw_attributes:
19
          iob_core.print_py2hwsw_attributes()
20
          exit(0)
21
22
      if not args.core_name:
          parser.print_usage(sys.stderr)
24
          exit(1)
25
26
      py_params = {}
27
      if args.py_params:
28
          for param in args.py_params.split(":"):
29
              k, v = param.split("=")
30
              py_params[k] = v
32
      if args.target == "setup":
33
          iob_core.get_core_obj(args.core_name, **py_params)
34
      elif args.target == "clean":
          iob_core.clean_build_dir(args.core_name)
36
      elif args.target == "print_build_dir":
37
          iob_core.print_build_dir(args.core_name, **py_params)
38
      elif args.target == "print_core_name":
          iob_core.print_core_name(args.core_name, **py_params)
40
      elif args.target == "print_core_version":
41
          iob_core.print_core_version(args.core_name, **py_params)
42
      elif args.target == "print_core_dict":
43
          iob_core.print_core_dict(args.core_name, **py_params)
44
      elif args.target == "deliver":
45
          iob_core.deliver_core(args.core_name, **py_params)
```

**View Source** 

#### 3.5 Simulate with Verilator

With mandatory structured IOs, the testbench behaves like a processor reading and writing to its CSR. A universal Verilator testbench has been developed for an IP with a structured IOb native interface (bridges to standard AXI-Lite, APB or Wishbone are supplied). The testbench is a C++ program provides hardware reset and CSR read and write functions.



#### 3.5.1 IP core simulation

The IP cores using this testbench must provide a C function called <code>iob\_core\_tb()</code>, the IP core's specific test. They also must provide a C header called <code>iob\_vlt\_tb.h</code> that defines the Device Under Test (DUT) as a Verilator type called <code>dut\_t</code>. With knowledge of the DUT and its test, the universal Verilator testbench will exercise any IP core. Interestingly, <code>iob\_core\_tb()</code> also runs, without modifications, on a RISC-V processor with the IP as a submodule, for example, for FPGA testing or emulation.

The iob\_uart core is used as an example, located in the py2hwsw/lib/peripherals/iob\_uartiob-uart directory.

```
$ git clone --recursive git@github.com:IObundle/py2hwsw.git
$ cd py2hwsw/lib
$ make sim-run CORE=iob\_uart SIMULATOR=verilator
```

The make sim-run command will run core setup, creating the build directory at ../../iob\_uart\_V0.1. The Verilator simulator will be run in the build directory. The testbench will be compiled and run, and the output will be displayed on the console.

#### 3.5.2 Subsystem simulation

To illustrate system test capabilities with the universal Verilator testbench, the iob\_system subsystem core is used as an example, located in the py2hwsw/lib/iob\_system directory.

```
$ git clone --recursive git@github.com:IObundle/py2hwsw.git
$ cd py2hwsw/lib
$ make sim-run CORE=iob\_uart SIMULATOR=verilator
```

In this case the iob\_core\_tb() function is running on the desktop, emualting a system tester. The console output comes from teh system itself running its embedded test, a more elaborated form of a hello world program.

#### 3.6 Deliver an IP core

From the build directory, we select the essential files to create a tarball, all containing a Makefile-driven environment for the user who, in this way, will not need any ancillary tools beyond the standard EDA tools.

```
$ git clone --recursive git@github.com:IObundle/py2hwsw.git
$ cd py2hwsw/
$ nix-shell py2hwsw/lib/ # Optional step to install environment with
    necessary dependencies
$ py2hwsw iob_uart setup --no_verilog_lint
$ py2hwsw iob_uart deliver
```

The tarball will be created in the ../iob\_uart\_V0.1 directory, which is also the home of the default build directory.



## 4 Py2HWSW Classes

#### 4.1 Main class for core representation: iob\_core.py

The iob\_core class is the main class used to represent a core.

It inherits attributes from its parent classes iob\_module and iob\_instance.

```
import verilog_lint
```

#### View Source

The get\_core\_obj function is used to generate an instance of a core based on a given core name and python parameters. This method will search for the corresponding Python or JSON file of the core, and generate a python object based on info stored in that file, and info passed via python parameters.

```
"instance_name": f"{self.name}_memwrapper",
                   "mem_if_names": mem_if_names,
2
                   "<mark>superblocks"</mark>: superblocks,
              },
          ]
5
          return new_superblocks
      def __create_build_dir(self):
          """Create build directory if it doesn't exist"""
          os.makedirs(self.build_dir, exist_ok=True)
10
          os.makedirs(os.path.join(self.build_dir, self.dest_dir), exist_ok=
             True)
12
          os.makedirs(f"{self.build_dir}/document", exist_ok=True)
13
          os.makedirs(f"{self.build_dir}/document/tsrc", exist_ok=True)
15
          shutil.copyfile(
16
              f"{copy_srcs.get_lib_dir()}/build.mk", f"{self.build_dir}/
17
                  Makefile"
          )
18
          nix_permission_hack(f"{self.build_dir}/Makefile")
19
20
      def _remove_duplicate_sources(self, main_folder="hardware/src",
21
         subfolders=None):
          """Remove sources in the build directory from subfolders that exist
22
             in 'hardware/src'"""
          if not subfolders:
23
              subfolders = [
24
                   "hardware/simulation/src",
25
                   "hardware/fpga/src",
26
                   "hardware/common_src",
28
29
          # Go through all subfolders that may contain duplicate sources
          for subfolder in subfolders:
31
              # Get common srcs between main_folder and current subfolder
32
              common_srcs = find_common_deep(
33
                   os.path.join(self.build_dir, main_folder),
```



```
os.path.join(self.build_dir, subfolder),
35
              )
36
              # Remove common sources
37
              for src in common_srcs:
38
                  os.remove(os.path.join(self.build_dir, subfolder, src))
39
                  # print(f'{iob_colors.INFO}Removed duplicate source: {os.
                      path.join(subfolder, src)}{iob_colors.ENDC}')
41
     def _replace_snippet_includes(self):
42
          verilog_gen.replace_includes(
43
              self.setup_dir, self.build_dir, self.ignore_snippets
45
46
      def parse_attributes_dict(self, attributes):
          """Parse attributes dictionary given, and build and set the
             corresponding
          attributes for this core, using the handlers stored in '
             ATTRIBUTE PROPERTIES '
```

**View Source** 

#### 4.2 Configuration class: iob\_conf.py

The iob\_conf class is used to represent a configuration option of the core. This class contains a set of attributes, each preceded by a comment describing the purpose of the attribute.

```
class iob_conf:
     """Class to represent a configuration option."""
     # Identifier name for the configuration option.
     name: str = ""
     # Type of configuration option, either M (Verilog macro), P (Verilog
         parameter) or F (Verilog false-parameter).
     # False-parameters are the same as verilog parameters except that the
         its value must not be overriden.
     type: str = ""
     # Value of the configuration option.
     val: str | int | bool = ""
     # Minimum value supported by the configuration option (NA if not
11
         applicable).
     min: str | int = "NA"
12
     # Maximum value supported by the configuration option (NA if not
13
         applicable).
     max: str | int = "NA"
14
     # Description of the configuration option.
15
     descr: str = "Default description"
     # Only applicable to Verilog macros: Conditionally enable this
17
         configuration if the specified Verilog macro is defined/undefined.
     if_defined: str = ""
      if_not_defined: str = ""
19
     # If enabled, configuration option will only appear in documentation.
20
         Not in the verilog code.
     doc_only: bool = False
```



#### View Source

The iob\_conf\_group class is used to represent a group of configuration options. This class contains a set of attributes, each preceded by a comment describing the purpose of the attribute.

```
class iob_conf_group:
     """Class to represent a group of configurations."""
3
     # Identifier name for the group of configurations.
4
     name: str = ""
5
     # Description of the configuration group.
     descr: str = "Default description"
     # List of configuration objects.
     confs: list = field(default_factory=list)
     # If enabled, configuration group will only appear in documentation. Not
          in the verilog code.
     doc_only: bool = False
11
     # If enabled, the documentation table for this group will be terminated
         by a TeX '\clearpage' command.
     doc_clearpage: bool = False
```

#### **View Source**

The py2hwsw tool uses methods from the config\_gen.py script to generate the '\*\_conf.vh' file, which contains all the Verilog macros that must be held for every design instance of the core.

Each generated Verilog macro is based on the attributes from the corresponding instance of the 'iob\_conf' class.

```
for group in macros:
          # If group has 'doc_only' attribute set to True, skip it
2
          if group.doc_only:
3
              continue
          for macro in group.confs:
              # If macro has 'doc_only' attribute set to True, skip it
              if macro.doc_only:
                  continue
              if macro.if_defined:
                  file2create.write(f"'ifdef {macro.if_defined}\n")
10
              if macro.if_not_defined:
11
                  file2create.write(f"'ifndef {macro.if_not_defined}\n")
              # Only insert macro if its is not a bool define, and if so only
13
                 insert it if it is true
              if type(macro.val) is not bool:
                  m_name = macro.name.upper()
15
                  m_default_val = macro.val
16
                  file2create.write(f"'define {core_prefix}{m_name} {
17
                     m_default_val}\n")
              elif macro.val:
18
                  m_name = macro.name.upper()
19
                  file2create.write(f"'define {core_prefix}{m_name} 1\n")
20
              if macro.if_defined or macro.if_not_defined:
21
                  file2create.write("'endif\n")
```

#### View Source



The py2hwsw tool uses methods from the param\_gen.py script to generate the Verilog parameters code that is automatically inserted in the core's Verilog module and instances.

Each generated Verilog parameter is based on the attributes from the corresponding instance of the 'iob\_conf' class.

```
lines = []
      core_prefix = f"{core.name}_".upper()
      for idx, parameter in enumerate(core_parameters):
          # If parameter has 'doc_only' attribute set to True, skip it
          if parameter.doc_only:
              continue
          p_name = parameter.name.upper()
          p_comment = ""
          if parameter.type == "F":
10
              p_comment = " // Don't change this parameter value!"
11
          lines.append(f"
                             parameter {p_name} = '{core_prefix}{p_name},{
12
             p_comment \n")
13
      # Remove comma from last line
14
      if lines:
15
          lines[-1] = lines[-1].replace(",", "", 1)
```

**View Source** 

### 4.3 Signal class: iob\_signal.py

The iob\_signal class is used to represent a signal for a hardware wire or port. This class contains a set of attributes, each preceded by a comment describing the purpose of the attribute.

```
class iob_signal:
      """Class that represents a wire/port signal"""
2
      # Identifier name for the signal.
      name: str = ""
      # Number of bits in the signal.
      width: str or int = 1
      # Description of the signal.
      descr: str = "Default description"
# If enabled, signal will be generated with type 'reg' in Verilog.
10
      isvar: bool = False
11
12
      # Used for 'iob_comb': If enabled, iob_comb will infer a register for
         this signal.
      isreg: bool = False
14
      # Used for 'iob_comb': List of signals associated to the infered
         register.
      reg_signals: list[str] = field(default_factory=list)
16
17
      # Logic value for future simulation effort using global signals list.
```

15



#### **View Source**

The py2hwsw tool uses the 'get\_verilog\_wire'/'get\_verilog\_port' methods from the 'iob\_signal' class to generate the Verilog code for the hardware wire/port based on the attributes from the corresponding instance of the 'iob\_signal' class.

```
def get_verilog_wire(self):
         """Generate a verilog wire string from this signal"""
2
         wire_type = "reg" if self.isvar or self.isreg else "wire"
         width_str = "" if self.get_width_int() == 1 else f"[{self.width
            }-1:0]
         return f"{wire_type} {width_str}{self.name};\n"
     def get_verilog_port(self, comma=True):
         """Generate a verilog port string from this signal"""
         self.assert_direction()
3
         comma_char = "," if comma else ""
         port_type = " reg" if self.isvar or self.isreg else ""
         width_str = "" if self.get_width_int() == 1 else f"[{self.width
         return f"{self.direction}{port_type} {width_str}{self.name}{
            comma_char}\n"
```

**View Source** 

#### 4.4 Wire class: iob\_wire.py

The iob\_wire class is used to represent a group of hardware wires (signals) used to interconnect components automatically generated. This class contains a set of attributes, each preceded by a comment describing the purpose of the attribute.

```
class iob_wire:
     """Class to represent a wire in an iob module"""
     # Identifier name for the wire.
     name: str = ""
     # Name of the standard interface to auto-generate with 'if_gen.py'
         script.
     interface: if_gen.interface = None
7
     # Description of the wire.
8
     descr: str = "Default description"
     # Conditionally define this wire if the specified Verilog macro is
10
         defined/undefined.
     if_defined: str = ""
     if_not_defined: str = ""
12
     # List of signals belonging to this wire
13
     # (each signal represents a hardware Verilog wire).
14
     signals: List = field(default_factory=list)
```



#### View Source

The 'signals' attribute stores a list of signal objects, represented by the 'iob\_signal' class (Section 4.3).

The py2hwsw tool uses the 'generate\_wires' method from the 'wire\_gen.py' script to generate the Verilog code for the wire based on the attributes from the corresponding instance of the 'iob\_wire' class.

```
for wire in core.wires:
          # Open ifdef if conditional interface
2
          if wire.if_defined:
3
              code += f"'ifdef {wire.if_defined}\n"
          if wire.if_not_defined:
5
              code += f"'ifndef {wire.if_not_defined}\n"
          signals_code = ""
          for signal in wire.signals:
              if isinstance(signal, iob_signal):
10
                  signals_code += "
                                       " + signal.get_verilog_wire()
          if signals_code:
12
              code += f"
                             // {wire.name}\n"
13
              code += signals_code
14
          # Close ifdef if conditional interface
16
          if wire.if_defined or wire.if_not_defined:
17
              code += "'endif\n"
```

**View Source** 

#### 4.5 Port class: iob\_port.py

The iob\_port class is used to represent an interface for the core. An interface is a group of hardware ports (signals) that may be generic or follow a standard. Due to the similarities between a port and a wire, this class inherits the attributes from the 'iob\_wire' class (Section 4.4). Besides the inherited attributes, the class contains a set of new port specific attributes, each preceded by a comment describing the purpose of the attribute.

```
class iob_port(iob_wire):
      """Describes an IO port."""
3
     # External wire that connects this port
      e_connect: iob_wire | None = None
5
     # Dictionary of bit slices for external connections. Name: signal name;
         Value: bit slice
     e_connect_bit_slices: list = field(default_factory=list)
     # If enabled, port will only appear in documentation. Not in the verilog
          code.
     doc_only: bool = False
9
     # If enabled, the documentation table for this port will be terminated
10
         by a TeX '\clearpage' command.
     doc_clearpage: bool = False
```

#### **View Source**



Similar to the 'iob\_wire' class, the 'signals' attribute stores a list of signal objects, represented by the 'iob\_signal' class (Section 4.3).

The py2hwsw tool uses the 'generate\_ports' method from the 'io\_gen.py' script to generate the Verilog code for the port based on the attributes from the corresponding instance of the 'iob\_port' class.

```
for port_idx, port in enumerate(core.ports):
2
          # If port has 'doc_only' attribute set to True, skip it
3
          if port.doc_only:
              continue
          # Open ifdef if conditional interface
          if port.if_defined:
              lines.append(f"'ifdef {port.if_defined}\n")
          if port.if_not_defined:
10
              lines.append(f"'ifndef {port.if_not_defined}\n")
11
          lines.append(f"
                            // {port.name}\n")
13
14
          for signal_idx, signal in enumerate(port.signals):
15
              if isinstance(signal, iob_signal):
16
                                     " + signal.get_verilog_port())
                  lines.append("
17
18
          # Close ifdef if conditional interface
19
          if port.if_defined or port.if_not_defined:
20
              lines.append("'endif\n")
21
22
      # Remove comma from last port line
23
      if lines:
          i = -1
25
          while lines[i].startswith("'endif") or lines[i].startswith("
             ):
```

View Source

#### 4.6 Special cases

Most of the cores provived by the py2hwsw's library are built using the standard interfaces mentioned in section 3.2.

However, there are some cores that due to limitations of the standard interfaces, rely instead on internal py2hwsw methods for extra features. The following list describes the cores don't rely solely on the standard interfaces.

- iob\_system: This core uses the 'is\_system' attribute to enable an internal py2hwsw method that automatically fixes the address widths of the cbus interfaces of the system's peripherals.
- iob\_csrs: The py2hwsw tool contains an internal method to automatically search for the "iob\_csrs" subblock and insert a "¡prefix¿\_cbus\_s" port on the instantiator core of this subblock. It then connects this newly created "¡prefix¿\_cbus\_s" port of the instantiator core to the iob\_csrs "control\_if\_s" port. The '¡prefix¿' is replaced by instance name of iob\_csrs subblock.



## 4.7 Core library

The Py2HWSW framework includes a library of cores ready for use.

Name	Directory
iob_alt_iobuf	hardware/altera/iob_alt_iobuf
iob_altddio_in	hardware/altera/iob_altddio_in
iob_altddio_out	hardware/altera/iob_altddio_out
iob_altera_alt_ddr3	hardware/altera/iob_altera_alt_ddr3
iob_altera_clk_buf_altclkctrl	hardware/altera/iob_altera_clk_buf_altclkctrl
iob_altera_ddio_out_clkbuf	hardware/altera/iob_altera_ddio_out_clkbuf
iob_xilinx_axi_interconnect	hardware/amd/iob_xilinx_axi_interconnect
iob_xilinx_clock_wizard	hardware/amd/iob_xilinx_clock_wizard
iob_xilinx_ddr4_ctrl	hardware/amd/iob_xilinx_ddr4_ctrl
iob_xilinx_ibufg	hardware/amd/iob_xilinx_ibufg
iob_xilinx_oddre1	hardware/amd/iob_xilinx_oddre1
iob₋acc	hardware/arith_logic/accumulators/iob_acc
iob_acc_ld	hardware/arith_logic/accumulators/iob_acc_ld
iob₋counter	hardware/arith_logic/counter/iob_counter
iob_counter_ld	hardware/arith_logic/counter/iob_counter_ld
iob_modcnt	hardware/arith_logic/counter/iob_modcnt
iob_div_pipe	hardware/arith_logic/div/iob_div_pipe
iob_div_slice	hardware/arith_logic/div/iob_div_pipe/hardware/modules
iob_div_subshift	hardware/arith_logic/div/iob_div_subshift
iob_div_subshift_frac	hardware/arith_logic/div/iob_div_subshift_frac
iob_div_subshift_signed	hardware/arith_logic/div/iob_div_subshift_signed
iob_add	hardware/arith_logic/iob_add
iob_add2	hardware/arith_logic/iob_add2
iob_ctls	hardware/arith_logic/iob_ctls
iob_diff	hardware/arith_logic/iob_diff
iob_edge_detect	hardware/arith_logic/iob_edge_detect
iob_fp_add	hardware/arith_logic/iob_fp/iob_fp_add
iob_fp_clz	hardware/arith_logic/iob_fp/iob_fp_clz
iob_fp_cmp	hardware/arith_logic/iob_fp/iob_fp_cmp
iob_fp_div	hardware/arith_logic/iob_fp/iob_fp_div
iob_fp_dq	hardware/arith_logic/iob_fp/iob_fp_dq
iob_fp_float2int	hardware/arith_logic/iob_fp/iob_fp_float2int
iob_fp_float2uint	hardware/arith_logic/iob_fp/iob_fp_float2uint
iob_fp_fpu	hardware/arith_logic/iob_fp/iob_fp_fpu
iob_fp_int2float	hardware/arith_logic/iob_fp/iob_fp_int2float
iob_fp_minmax	hardware/arith_logic/iob_fp/iob_fp_minmax
iob_fp_mul	hardware/arith_logic/iob_fp/iob_fp_mul
iob_fp_round	hardware/arith_logic/iob_fp/iob_fp_round
iob_fp_special	hardware/arith_logic/iob_fp/iob_fp_special
iob_fp_sqrt	hardware/arith_logic/iob_fp/iob_fp_sqrt
iob_fp_uint2float	hardware/arith_logic/iob_fp/iob_fp_uint2float
iob_functions	hardware/arith_logic/iob_functions
iob_int_sqrt	hardware/arith_logic/iob_int_sqrt
iob_prio_enc	hardware/arith_logic/iob_prio_enc
iob_xor	hardware/arith_logic/iob_xor
iob_2to1mux	hardware/basic_tests/iob_2to1mux
iob_and	hardware/basic_tests/iob_and



Name	Directory
iob₋aoi	hardware/basic_tests/iob_aoi
iob_aoi_tester	hardware/basic_tests/iob_aoi/iob_aoi_tester
iob_csrs_demo	hardware/basic_tests/iob_csrs_demo
iob_fsm3	hardware/basic_tests/iob_fsm3
iob_fsm_defaults	hardware/basic_tests/iob_fsm_defaults
iob_inv	hardware/basic_tests/iob_inv
iob_or	hardware/basic_tests/iob_or
iob_rom_acc	hardware/basic_tests/iob_rom_acc
iob_address_translator	hardware/buses/iob_address_translator
iob_apb2iob	hardware/buses/iob_apb2iob
iob_arbiter	hardware/buses/iob_arbiter
iob_asym_converter	hardware/buses/iob_asym_converter
iob_axi2axil	hardware/buses/iob_axi2axil
iob_axi2iob	hardware/buses/iob_axi2iob
iob_axi_crossbar	hardware/buses/iob_axi_crossbar
iob_axi_tull_xbar	hardware/buses/iob_axi_full_xbar
iob_axi_interconnect	hardware/buses/iob_axi_interconnect
iob_axi_interconnect_wrapper	hardware/buses/iob_axi_interconnect_wrapper
iob_axi_merge	hardware/buses/iob_axi_merge
iob_axi_split	hardware/buses/iob_axi_split
iob_axil2iob	hardware/buses/iob_axil2iob
iob_axil_split	hardware/buses/iob_axil_split hardware/buses/iob_axis2axi
iob_axis2axi	
iob_axis2axi_in	hardware/buses/iob_axis2axi/submodules/iob_axis2axi_in
iob_axis2axi_out	hardware/buses/iob_axis2axi/submodules/iob_axis2axi_out
iob_axis2fifo	hardware/buses/iob_axis2fifo
iob_axis_tasks	hardware/buses/iob_axis_tasks
iob_bus_demux	hardware/buses/iob_bus_demux
iob_bus_width_converter	hardware/buses/iob_bus_width_converter
iob_demux	hardware/buses/iob_demux
iob_fifo2axis	hardware/buses/iob_fifo2axis
iob_iob2apb	hardware/buses/iob_iob2apb
iob_iob2axi	hardware/buses/iob_iob2axi
iob_iob2axi_rd	hardware/buses/iob_iob2axi/submodules/iob_iob2axi_rd
iob_iob2axi_wr	hardware/buses/iob_iob2axi/submodules/iob_iob2axi_wr
iob_iob2axil	hardware/buses/iob_iob2axil
iob_iob2wishbone	hardware/buses/iob_iob2wishbone
iob_merge	hardware/buses/iob_merge
iob_mux	hardware/buses/iob_mux
iob_reverse	hardware/buses/iob_reverse
iob_split	hardware/buses/iob_split
iob_tasks	hardware/buses/iob_tasks
iob_wishbone2iob	hardware/buses/iob_wishbone2iob
iob_clkbuf	hardware/clocks_resets/iob_clkbuf
iob_clkmux	hardware/clocks_resets/iob_clkmux
iob_clock	hardware/clocks_resets/iob_clock
iob_pulse_gen	hardware/clocks_resets/iob_pulse_gen
iob_pulse_gen_tester	hardware/clocks_resets/iob_pulse_gen/iob_pulse_gen_tester
iob₋reset	hardware/clocks_resets/iob_reset
iob_bfifo	hardware/fifo/iob_bfifo
iob_fifo_async	hardware/fifo/iob_fifo_async
iob_fifo_sync	hardware/fifo/iob_fifo_sync



Name	Directory
iob_gray2bin	hardware/fifo/iob_gray2bin
iob_gray_counter	hardware/fifo/iob_gray_counter
iob_csrs	hardware/iob_csrs
iob_iobuf	hardware/iob_iobuf
iob_picorv32	hardware/iob_picorv32
iob_picorv32_iob	hardware/iob_picorv32
iob_axi_ram	hardware/memories/iob_axi_ram
iob_memwrapper	hardware/memories/iob_memwrapper
iob_ram_2p	hardware/memories/ram/iob_ram_2p
iob_ram_at2p	hardware/memories/ram/iob_ram_at2p
iob_ram_atdp	hardware/memories/ram/iob_ram_atdp
iob_ram_atdp_be	hardware/memories/ram/iob_ram_atdp_be
iob_ram_sp	hardware/memories/ram/iob_ram_sp
iob_ram_sp_be	hardware/memories/ram/iob_ram_sp_be
iob_ram_sp_se	hardware/memories/ram/iob_ram_sp_se
iob_ram_t2p	hardware/memories/ram/iob_ram_t2p
iob_ram_t2p_be	hardware/memories/ram/iob_ram_t2p_be
•	·
iob_ram_t2p_tiled	hardware/memories/ram/iob_ram_tdp_tiled
iob_ram_tdp	hardware/memories/ram/iob_ram_tdp
iob_ram_tdp_be	hardware/memories/ram/iob_ram_tdp_be
iob_ram_tdp_be_xil	hardware/memories/ram/iob_ram_tdp_be_xil
iob_regfile_2p	hardware/memories/regfile/iob_regfile_2p
iob_regfile_at2p	hardware/memories/regfile/iob_regfile_at2p
iob_regfile_sp	hardware/memories/regfile/iob_regfile_sp
iob_rom_2p	hardware/memories/rom/iob_rom_2p
iob_rom_atdp	hardware/memories/rom/iob_rom_atdp
iob_rom_sp	hardware/memories/rom/iob_rom_sp
iob_rom_tdp	hardware/memories/rom/iob_rom_tdp
iob_r	hardware/registers/iob_r
iob₋reg	hardware/registers/iob_reg
iob_reg_e	hardware/registers/iob_reg_e
iob_reg_r	hardware/registers/iob_reg_r
iob_reg_re	hardware/registers/iob_reg_re
iob_regn	hardware/registers/iob_regn
iob_rn	hardware/registers/iob_rn
iob_pack	hardware/shifters/iob_pack
iob_piso_reg	hardware/shifters/iob_piso_reg
iob_shift_reg	hardware/shifters/iob_shift_reg
iob_sipo_reg	hardware/shifters/iob_sipo_reg
iob_unpack	hardware/shifters/iob_unpack
iob_f2s_1bit_sync	hardware/synchronizers/iob_f2s_1bit_sync
iob_neg2posedge_sync	hardware/synchronizers/iob_neg2posedge_sync
iob_reset_sync	hardware/synchronizers/iob_reset_sync
iob_sync	hardware/synchronizers/iob_sync
iob_system	iob_system
iob_system_iob_cyclonev_gt_dk	iob_system/hardware/fpga/quartus/iob_cyclonev_gt_dk/iob_system_iob_cyclonev_gt_dk
iob_system_iob_aes_ku040_db_g	iob_system/hardware/fpga/vivado/iob_aes_ku040_db_g/iob_system_iob_aes_ku040_db_g
iob_system_iob_basys3	iob_system/hardware/fpga/vivado/iob_basys3/iob_system_iob_basys3
iob_system_iob_zybo_z7	iob_system/hardware/fpga/vivado/iob_zybo_z7/iob_system_iob_zybo_z7
iob_system_cache_system	iob_system/hardware/modules/iob_system_cache_system
iob_system_sim	iob_system/hardware/simulation/iob_system_sim
iob_system_syn	iob_system/hardware/syn/iob_system_syn
100_0yotom_0ym	los-system maraware/sym/los-system sym



Name	Directory
iob_vexriscv	iob_system/submodules/iob_vexriscv
iob_bootrom	iob_system/submodules/iob_bootrom
iob_system_tester	iob_system/iob_system_tester
iob_printf	software/iob_printf
iob_str	software/iob_str
iob_axistream_in	peripherals/iob_axistream_in
iob_axistream_out	peripherals/iob_axistream_out
iob_gpio	peripherals/iob_gpio
iob₋nco	peripherals/iob₋nco
iob_nco_sync	peripherals/iob_nco/hardware/modules/iob_nco_sync
iob_regfileif	peripherals/iob_regfileif
iob_nativebridgeif_setup	peripherals/iob_regfileif/iob_nativebridgeif_wrappper
iobnativebridge	peripherals/iob_regfileif/software/python
mkregsregfileif	peripherals/iob_regfileif/software/python
iob_timer	peripherals/iob_timer
iob_timer_core	peripherals/iob_timer/hardware/iob_timer_core
iob_uart	peripherals/iob_uart
iob_uart_core	peripherals/iob_uart/hardware/iob_uart_core

Table 3: Table of cores available in the library of the Py2HWSW framework. The *Directory* column is the path to the core's setup directory, relative to the Py2HWSW lib directory py2hwsw/lib/.

Table 3 lists the cores available in the Py2HWSW framework's core library.

Each core contains its own user guide, which can be built using the following commands:

```
py2hwsw <core_name > setup
make -C ../<core_name > _V <core_version > / doc-build
xdg-open ../<core_name > _V <core_version > /document/ug.pdf
```