

# Py2HWSW

A Python Framework for HW/SW Co-design

April 7, 2025







## Document Version History

Version	Date	Person	Changes from previous version
0.81	April 7, 2025	JTS	Unrelased





# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
1.1	What Is Py2HWSW?	1
1.2	What Is Py2HWSW For?	1
1.3	What Problem Does Py2HWSW Solve?	1
1.4	What Design Principles Underlie Py2HWSW?	2
1.5	How Does Py2HWSW Accomplish Its Goals?	2
<b>2</b>	<b>Getting Started</b>	<b>2</b>
2.1	Setup Directory	2
2.2	Create An AND Gate Core: <code>iob_and</code>	4
2.3	Setup And Build	5
2.4	Installation	5
2.5	Basic Usage	6
2.6	Universal Testbench	6
<b>3</b>	<b>How It Works</b>	<b>13</b>
3.1	Overview	13
3.2	Technical Details	14
3.3	Setup Flow Chart	14
3.4	Standard Interfaces	16
3.5	Block hierarchy	18
3.6	Main launch script: <code>py2hws.py</code>	19
3.7	Simulate with Verilator	20
3.7.1	IP core simulation	20
3.7.2	Subsystem simulation	20
3.8	Deliver an IP core	20
<b>4</b>	<b>Py2HWSW Classes</b>	<b>21</b>

4.1	Main class for core representation: <code>iob_core.py</code>	21
4.2	Configuration class: <code>iob_conf.py</code>	22
4.3	Signal class: <code>iob_signal.py</code>	25
4.4	Wire class: <code>iob_wire.py</code>	26
4.5	Port class: <code>iob_port.py</code>	27
4.6	Interface class: <code>if_gen.py</code>	28
4.7	Special cases	51
4.8	Core library	52
<b>5</b>	<b>How To Use</b>	<b>56</b>
5.1	Setup	56
5.2	Simulation	57
5.3	End to End Examples	58
5.3.1	<code>iob_aoi</code> Example	58
5.3.2	<code>iob_pulse_gen</code> Example	58
5.3.3	<code>iob_soc</code> Example	59
5.4	Customizing Py2HWSW	59
5.5	Troubleshooting	60
5.5.1	Error Messages	60
5.5.2	Debugging Options	61
5.5.3	Build Process Errors	61
5.5.4	Overriding Py2HWSW Generated Files	61



## List of Tables

1	Standard <i>Python Parameters</i> passed by Py2HWSW to every core's "setup" function. . . . .	16
2	Table of supported Py2HWSW attributes in the <b>Core Dictionary</b> . The <i>Data Type</i> column specifies the type of internal object that the Py2HWSW will convert the attribute's value to (usually the user inputs a string, list, or dictionary value and then py2 converts it to an internal object). . .	18
3	Table of cores available in the library of the Py2HWSW framework. The <i>Directory</i> column is the path to the core's setup directory, relative to the Py2HWSW lib directory <code>py2hwsw/lib/</code> . . . . .	55



# List of Figures

1	High-Level Flow Chart of Py2HWSW Setup Procedure . . . . .	15
2	Block Hierarchy of a Py2HWSW Project . . . . .	18



# 1 Introduction

Open-source Python framework for managing files, automating project flows of embedded hardware/software codesign projects, and partially generating Verilog hardware components. The framework simplifies the project structure, addresses challenges in Hardware Design Languages like Verilog and VHDL, and automates emulation, simulation, FPGA, and ASIC flows. The proposed Verilog generator offers flexibility, user control, and ease of use, producing human-readable code compatible across FPGAs and ASICs.

## 1.1 What Is Py2HWSW?

In the rapidly evolving landscape of hardware design, the need for efficient and flexible tools is paramount. Enter py2hws, a powerful tool designed to streamline the process of generating Verilog cores from high-level descriptions provided in Python or JSON dictionaries. With py2hws, engineers can easily translate their design specifications into functional hardware components, significantly reducing development time and complexity.

## 1.2 What Is Py2HWSW For?

Py2HWSW is designed to do the following:

- **Core Generation:** Generates Verilog cores from descriptions in Python or JSON dictionaries.
- **Framework Compatibility:** Integrates seamlessly with existing Verilog cores and frameworks.
- **High-Level Configuration:** Allows configuration of cores via high-level Python parameters.
- **Automated Resources:** Produces scripts and Makefiles for deployment in various FPGAs, simulators, and synthesis tools, along with documentation.
- **Readable Code:** Generates legible Verilog code with comments for better understanding and maintenance.

## 1.3 What Problem Does Py2HWSW Solve?

Py2hws addresses several key challenges in the hardware design process:

- **Complexity of Verilog Coding:** Writing Verilog code can be intricate and error-prone, especially for those who may not be deeply familiar with hardware description languages. Py2hws simplifies this by allowing designers to specify their hardware requirements using high-level Python or JSON dictionaries, reducing the need for extensive Verilog knowledge.
- **Integration of Existing Designs:** Many projects involve legacy Verilog cores that need to be integrated with new designs. Py2hws facilitates this integration, enabling users to leverage existing components while still benefiting from the tool's advanced features.
- **Configuration Challenges:** Customizing hardware components often requires deep dives into low-level code. Py2hws allows for high-level configuration through Python parameters, making it easier for designers to adjust their designs without getting bogged down in the details of Verilog.

- **Resource Generation:** The process of preparing scripts and Makefiles for various deployment environments can be tedious and time-consuming. Py2hwsw automates this process, providing users with the necessary resources to run their designs on different FPGAs, simulators, and synthesis tools.
- **Code Readability and Maintenance:** Maintaining and debugging hardware designs can be challenging, especially when the code is not well-documented. Py2hwsw generates legible Verilog code with comments, enhancing readability and making it easier for teams to collaborate and maintain their designs over time.

In summary, Py2hwsw streamlines the hardware design workflow, making it more accessible, efficient, and manageable for engineers and designers.

## 1.4 What Design Principles Underlie Py2HWSW?

Py2HWSW works by:

- **Standard Py2HWSW syntax:** Use a standard Py2HWSW syntax to describe each core.
- **Support Python dictionaries and JSON files:** Supports Python dictionaries to generate dynamic cores based on python parameters. And supports JSON files to describe fixed cores and for compatibility with cores generated by external tools.
- **Support custom verilog snippets:** Each core may include custom verilog snippets for any edge-case which cannot be described using Py2HWSW syntax.
- **Internal Object-Oriented structure:** Py2HWSW converts core descriptions into its internal object-oriented system, creating high-level abstractions of Verilog building blocks.

## 1.5 How Does Py2HWSW Accomplish Its Goals?

- **Two-Step Development Process:** The core development is divided into two distinct phases: the **setup** phase and the **build** phase. During the setup phase, Verilog source files are generated based on high-level descriptions provided in Python or JSON format. The build phase then utilizes these Verilog sources to produce the necessary FPGA bitstreams, netlists, and other deployment files.
- **Independent Setup Folders:** Each core is organized within its own independent setup folder, containing high-level description files and, if needed, low-level files as well.
- **Core Description Input:** The core's specifications are provided to Py2hwsw in the form of JSON or a Python dictionary, utilizing standard Py2hwsw attributes.
- **Flexible Attribute Handling:** When generating the cores dictionary via a Python script, users can include a set of standard Py2hwsw attributes alongside their own custom-defined attributes.

# 2 Getting Started

## 2.1 Setup Directory

The setup directory of a core may have the following structure:

```
.
├── core_name.py
├── core_name.json
├── document
│   ├── doc_build.mk
│   ├── figures
│   └── tsrc
├── hardware
│   ├── src
│   ├── fpga
│   │   ├── fpga_build.mk
│   │   ├── src
│   │   ├── quartus
│   │   └── vivado
│   ├── modules
│   ├── simulation
│   │   ├── sim_build.mk
│   │   └── src
│   └── syn
│       ├── src
│       └── genus
├── software
│   ├── sw_build.mk
│   └── src
├── scripts
├── submodules
├── Makefile
├── README.md
├── LICENSE
├── CITATION.cff
└── default.nix
```

Only the `core_name.py` or `core_name.json` file is needed to pass the core's description to Py2HWSW. The remaining directories and files are optional.

If the `document`, `hardware`, and `software` directories exist, they will be copied to the `build` directory, overriding any files already present there, such as standard ones or files from other cores.

The `*_build.mk` files allow the user to include core specific Makefile targets and variables from the build process. These will be copied to the `build` directory and included in the standard build process Makefiles.

The `src` directories contain manually written Verilog/C/TeX sources for the core, should they be needed.

The following directories and files do not follow a mandatory structure, but are typically used for the following purposes:

The `hardware/modules` and `submodules` directories typically contain setup directories of other cores.

The `scripts` directory contains scripts specific to the core, and may be called by the user or from the `core_name.py` script.

A simple example of a core's setup directory is available for the [iob\\_and](#) core.

A more complex example of a core's setup directory is available for the [iob\\_soc](#) core.

## 2.2 Create An AND Gate Core: iob\_and

The simplest core description for Py2HWSW is as follows:

```
1 # SPDX-FileCopyrightText: 2025 IObundle
2 #
3 # SPDX-License-Identifier: MIT
4
5
6 def setup(py_params_dict):
7     attributes_dict = {
8         "generate_hw": True,
9         "confs": [
10             {
11                 "name": "general",
12                 "descr": "General group of confs",
13                 "confs": [
14                     {
15                         "name": "W",
16                         "type": "P",
17                         "val": "21",
18                         "min": "1",
19                         "max": "32",
20                         "descr": "IO width",
21                     },
22                 ],
23             },
24         ],
25         "ports": [
26             {
27                 "name": "a_i",
28                 "descr": "Input port",
29                 "signals": [
30                     {"name": "a_i", "width": "W"},
31                 ],
32             },
33             {
34                 "name": "b_i",
35                 "descr": "Input port",
36                 "signals": [
37                     {"name": "b_i", "width": "W"},
38                 ],
39             },
40             {
41                 "name": "y_o",
42                 "descr": "Output port",
43                 "signals": [
44                     {"name": "y_o", "width": "W"},
45                 ],
46             },
47         ],
48         "snippets": [{"verilog_code": "    assign y_o = a_i & b_i;"}],
49     }
50
51     return attributes_dict
```



[View Source](#)

A set of basic cores to showcase the various Py2HWSW features can be found in the [basic\\_tests](#) directory.

## 2.3 Setup And Build

To checkout the source and setup the example [iob\\_and](#) core:

```
1 $ git clone --recursive git@github.com:IObundle/py2hwsw.git
2 $ cd py2hwsw/
3 $ nix-shell py2hwsw/lib/ # Optional step to install environment with
   necessary dependencies
4 $ py2hwsw iob_and setup --no-verilog_lint
```

To do a clean setup:

```
1 $ py2hwsw iob_and clean
2 $ py2hwsw iob_and setup --no-verilog_lint
```

The setup process will generate a build directory containing the core's verilog sources and build files. By default, the build directory is `'../[core_name].V[core.version]'`.

To build and run the core in simulation:

```
1 $ make -C ../iob_and_V* sim-run
```

## 2.4 Installation

Py2HWSW uses a Nix-shell environment to handle dependencies. The full list of dependencies is available as Nix packages in the `default.nix` file, which can be found at <https://github.com/IObundle/py2hwsw/blob/main/py2hwsw/lib/default.nix>.

The recommended way to install Py2HWSW is by using Nix-shell. Most Makefiles in IObundle projects call Nix-shell by default, so it is expected that a user will install Py2HWSW via Nix-shell. To do this, simply install Nix by following the instructions at <https://nixos.org/download.html#nix-install-linux>. Then, navigate to a directory that contains the Py2HWSW `default.nix` file and run `nix-shell`. Py2HWSW will self-install, and all dependencies will be installed automatically.

Alternatively, it is possible to install Py2HWSW manually by removing the Nix-shell commands from the Makefiles and installing the dependencies manually. After doing so, the user can call Py2HWSW by adding the `py2hwsw` file from the `bin/` folder to the `PATH` environment variable. The `py2hwsw` file can be found at <https://github.com/IObundle/py2hwsw/blob/main/bin/py2hwsw>.

Another option is to install Py2HWSW using `pip` with the following command:

```
1 pip install -e path/to/py2hwsw_directory
```

However, please note that this method is not officially supported, and dependencies will still need to be handled manually or by using Nix.

Py2HWSW is primarily maintained and tested on Linux, but it should also work on macOS and Windows Subsystem for Linux (WSL) since Nix is supported on these platforms.

## 2.5 Basic Usage

To use Py2HWSW, you can run the following command:

```
1 nix-shell --run "py2hwsw $(CORE) setup --build_dir '$(BUILD_DIR)' --
  py_params 'param1=param1_val:param2=param2_val'"
```

This command sets up a core using Py2HWSW, where (CORE) is the name of the core, (BUILD DIR) is the directory where the build files will be generated, and (param1=param1\_val:param2=param2\_val) are optional Python parameters that can be used to customize the core.

The `--build_dir` option allows you to specify the location of the generated build directory. If not specified, the build directory will be generated in the parent directory of where the Py2HWSW command is called.

You can also use the `--help` option to list all available options and a brief description of each:

```
1 py2hwsw --help
```

To create a new core, you will need to create a setup directory with the same name as the core. This directory should contain at least one file with the same name as the core, either with a `.py` or `.json` extension, that describes the core using attributes of the core dictionary. The setup directory may also contain other files and folders following a standard hierarchy, which is described in more detail in other sections of this document.

For examples of simple cores, you can refer to the `basic_tests` folder in the Py2HWSW library: [https://github.com/IObundle/py2hwsw/tree/main/py2hwsw/lib/hardware/basic\\_tests](https://github.com/IObundle/py2hwsw/tree/main/py2hwsw/lib/hardware/basic_tests). For creating System On Chips, you can use the `iob-soc` repository as a template: <https://github.com/IObundle/iob-soc/tree/main>.

Some key concepts to understand when using Py2HWSW include:

- **Setup directory:** The folder that contains the core description and base files, templates, scripts, and sources.
- **Build directory:** The folder generated by the Py2HWSW setup process, which contains a standard file hierarchy and all the necessary makefiles to build and run the core on various simulators, FPGA, ASIC tools, and linters.
- **Core:** An IP core that contains Verilog sources, documentation, scripts, high-level attributes, and possibly software.
- **Module:** Sometimes used as an alternative to core, but it is recommended to use the term "core" instead. May also refer to Verilog modules and Python modules.

Py2HWSW can be used to create a wide variety of cores, from simple to complex. One of the main advantages of using Py2HWSW is that it generates readable Verilog code and all the necessary makefiles to run the core on various flows, making it a powerful tool for hardware design and development.

## 2.6 Universal Testbench

Py2HWSW supports a *Universal Test Bench*.

To use the *Universal Test Bench*, the core needs to provide the following files:

- iob\_v.tb.vh
- iob\_uut.v
- iob\_core.tb.c

Create the **iob\_v.tb.vh** testbench header source and define the **IOB\_CSRS\_ADDR\_W** macro to specify the address width of the simulation wrapper's CSRs bus (the width must be large enough address all CSRs from all verification instruments). For example, the iob\_uart core's simulation wrapper only uses one verification instrument (the iob\_uart core itself). Therefore, the testbench should define the **IOB\_CSRS\_ADDR\_W** macro to have the same width as the iob\_uart core's CSRs bus. The iob\_uart core's CSRs header files are also included because we can obtain the CSRs bus width from the auto-generated macro **IOB\_UART\_CSRS\_ADDR\_W**

```
1 // SPDX-FileCopyrightText: 2025 IObundle
2 //
3 // SPDX-License-Identifier: MIT
4
5 `include "iob_uart_csrs.vh"
6 `include "iob_uart_csrs_conf.vh"
7 `define IOB_CSRS_ADDR_W `IOB_UART_CSRS_ADDR_W
```

[View Source](#)

Create **iob\_uut.v** simulation wrapper and instantiate the verification instruments. For example, the iob\_uart core is also used as a verification instrument to test itself. It is instantiated in the uart's iob\_uut.v file, and its RS232 ports are connected in loopback. The iob\_uut.v file is generated from the iob\_uart.sim.py core's attributes (using the Py2HWSW attribute: "name": "uut").

```
1 # SPDX-FileCopyrightText: 2025 IObundle
2 #
3 # SPDX-License-Identifier: MIT
4
5
6 def setup(py_params_dict):
7     params = {
8         # Type of interface for CSR bus
9         "csr_if": "iob",
10    }
11
12    # Update params with values from py_params_dict
13    for param in py_params_dict:
14        if param in params:
15            params[param] = py_params_dict[param]
16
17    attributes_dict = {
18        "name": "iob_uut",
19        "generate_hw": True,
20        "confs": [
21            {
22                "name": "DATA_W",
23                "descr": "Data bus width",
24                "type": "P",
25                "val": "32",
26            },
27        ],
28    }
```

```

29 #
30 # Ports
31 #
32 attributes_dict["ports"] = [
33     {
34         "name": "clk_en_rst_s",
35         "descr": "Clock, clock enable and reset",
36         "signals": {
37             "type": "iob_clk",
38         },
39     },
40     {
41         "name": "uart_s",
42         "descr": "Testbench uart csrs interface",
43         "signals": {
44             "type": "iob",
45             "ADDR_W": 3,
46         },
47     },
48 ]
49 #
50 # Wires
51 #
52 attributes_dict["wires"] = [
53     {
54         "name": "rs232_loopback",
55         "descr": "Uart loopback wires",
56         "signals": {
57             "type": "rs232",
58         },
59     },
60     {
61         "name": "uart_cbus",
62         "descr": "Testbench uart csrs bus",
63         "signals": {
64             "type": params["csr_if"],
65             "prefix": "internal_",
66             "ADDR_W": 3 - 2, # Does not include 2 LSBs
67         },
68     },
69 ]
70 #
71 # Blocks
72 #
73 attributes_dict["subblocks"] = [
74     {
75         "core_name": "iob_uart",
76         "instance_name": "uart_inst",
77         "instance_description": f"Unit Under Test (UUT) UART instance  
with '{params['csr_if']}' interface.",
78         "csr_if": params["csr_if"],
79         "connect": {
80             "clk_en_rst_s": "clk_en_rst_s",
81             "iob_csrs_cbus_s": "uart_cbus",
82             "rs232_m": "rs232_loopback",

```



```

83         },
84     },
85 ]
86 if params["csr_if"] == "wb":
87     # "Wishbone" CSR_IF
88     attributes_dict["subblocks"].append(
89         {
90             "core_name": "iob_iob2wishbone",
91             "instance_name": "iob_iob2wishbone_coverter",
92             "instance_description": "Convert IOb port from testbench
93                                     into Wishbone interface for UART CSRs bus",
94             "parameters": {
95                 "ADDR_W": 3 - 2,
96                 "DATA_W": "DATA_W",
97             },
98             "connect": {
99                 "clk_en_rst_s": "clk_en_rst_s",
100                 "wb_m": "uart_cbus",
101                 "iob_s": (
102                     "uart_s",
103                     [
104                         "iob_addr_i[3-1:2]",
105                     ],
106                 ),
107             },
108         )
109 elif params["csr_if"] == "apb":
110     # "APB" CSR_IF
111     attributes_dict["subblocks"].append(
112         {
113             "core_name": "iob_iob2apb",
114             "instance_name": "iob_iob2apb_coverter",
115             "instance_description": "Convert IOb port from testbench
116                                     into APB interface for UART CSRs bus",
117             "parameters": {
118                 "APB_ADDR_W": 3 - 2,
119                 "APB_DATA_W": "DATA_W",
120                 "ADDR_W": 3 - 2,
121                 "DATA_W": "DATA_W",
122             },
123             "connect": {
124                 "clk_en_rst_s": "clk_en_rst_s",
125                 "apb_m": "uart_cbus",
126                 "iob_s": (
127                     "uart_s",
128                     [
129                         "iob_addr_i[3-1:2]",
130                     ],
131                 ),
132             },
133         )
134 elif params["csr_if"] == "axil":
135     # "AXI_Lite" CSR_IF

```

```

136     attributes_dict["subblocks"].append(
137         {
138             "core_name": "iob_iob2axil",
139             "instance_name": "iob_iob2axil_coverter",
140             "instance_description": "Convert IOb port from testbench
141                                     into AXI-Lite interface for UART CSRs bus",
142             "parameters": {
143                 "AXIL_ADDR_W": 3 - 2,
144                 "AXIL_DATA_W": "DATA_W",
145             },
146             "connect": {
147                 "clk_en_rst_s": "clk_en_rst_s",
148                 "axil_m": "uart_cbus",
149                 "iob_s": (
150                     "uart_s",
151                     [
152                         "iob_addr_i[3-1:2]",
153                     ],
154                 ),
155             },
156         )
157 elif params["csr_if"] == "axi":
158     # "AXI" CSR_IF
159     attributes_dict["subblocks"].append(
160         {
161             "core_name": "iob_iob2axi",
162             "instance_name": "iob_iob2axi_coverter",
163             "instance_description": "Convert IOb port from testbench
164                                     into AXI interface for UART CSRs bus",
165             "parameters": {
166                 "ADDR_WIDTH": 3 - 2,
167                 "DATA_WIDTH": "DATA_W",
168                 "AXI_ID_WIDTH": "AXI_ID_W",
169                 "AXI_LEN_WIDTH": "AXI_LEN_W",
170             },
171             "connect": {
172                 "clk_en_rst_s": "clk_en_rst_s",
173                 "axi_m": (
174                     "uart_cbus",
175                     [
176                         "axi_awlock_i[0]",
177                         "axi_arlock_i[0]",
178                     ],
179                 ),
180                 "iob_s": (
181                     "uart_s",
182                     [
183                         "iob_addr_i[3-1:2]",
184                     ],
185                 ),
186             },
187         )
188     #

```

```

189     # Snippets
190     #
191     attributes_dict["snippets"] = []
192     snippet_code = ""
193     assign rs232_rxd = rs232_txd;
194     assign rs232_cts = rs232_rts;
195     """
196     if params["csr_if"] == "iob":
197         snippet_code += ""
198         // Directly connect cbus IOb port to internal IOb wires
199         assign internal_iob_valid = iob_valid_i;
200         assign internal_iob_addr = iob_addr_i[3-1:2]; // Ignore 2 LSBs
201         assign internal_iob_wdata = iob_wdata_i;
202         assign internal_iob_wstrb = iob_wstrb_i;
203         assign internal_iob_rready = iob_rready_i;
204         assign iob_rvalid_o = internal_iob_rvalid;
205         assign iob_rdata_o = internal_iob_rdata;
206         assign iob_ready_o = internal_iob_ready;
207     """
208     attributes_dict["snippets"] += [
209         {"verilog_code": snippet_code},
210     ]
211
212     return attributes_dict

```

## View Source

Create the **iob\_core.tb.c** source to drive the verification instruments (instantiated in the simulation wrapper). For example, the iob\_uart core's testbench drives this core, writing data to it, and reading back the data received from the loopback.

```

1  /*
2  * SPDX-FileCopyrightText: 2025 IObundle
3  *
4  * SPDX-License-Identifier: MIT
5  */
6
7  #include "iob_uart_csrs.h"
8  #include <stdio.h>
9
10 #define FREQ 100000000
11 #define BAUD 3000000
12
13 int iob_core_tb() {
14
15     int failed = 0;
16
17     // print welcome message
18     printf("IOB UART testbench\n");
19
20     // print the reset message
21     printf("Reset complete\n");
22
23     // hold soft reset low
24     iob_uart_csrs_set_softreset(0);

```

```
25
26 // print the soft reset message
27 printf("Soft reset set to 0\n");
28
29 // disable TX and RX
30
31 iob_uart_csrs_set_txen(0);
32 iob_uart_csrs_set_rxen(0);
33
34 // set the divisor
35
36 int div = FREQ / BAUD;
37 iob_uart_csrs_set_div(div);
38
39 // print the baud rate
40 printf("Baud rate set to %d\n", BAUD);
41
42 // assert tx and rx not ready
43 uint8_t tx_ready = iob_uart_csrs_get_txready();
44 if (tx_ready != 0) {
45     printf("Error: TX ready initially\n");
46     failed = 1;
47 }
48
49 uint8_t rx_ready = iob_uart_csrs_get_rxready();
50 if (rx_ready != 0) {
51     printf("Error: RX ready initially");
52     failed = 1;
53 }
54
55 printf("TX and RX ready deasserted\n");
56
57 // pulse soft reset
58 iob_uart_csrs_set_softreset(1);
59 iob_uart_csrs_set_softreset(0);
60
61 // enable RX
62 iob_uart_csrs_set_rxen(1);
63
64 unsigned int version;
65 int i;
66 // read version 20 times to burn time
67 for (i = 0; i < 20; i++) {
68     version = iob_uart_csrs_get_version();
69 }
70 printf("Version is %d\n", version);
71
72 // enable TX
73 iob_uart_csrs_set_txen(1);
74
75 printf("TX and RX enabled\n");
76
77 // data send/receive loop
78 printf("Starting data send/receive loop\n");
79 for (i = 0; i < 4; i++) {
```

```

80 // wait for tx ready
81 while (!iob_uart_csrs_get_txready())
82     ;
83
84 // write word to send
85 iob_uart_csrs_set_txdata(i);
86 // wait for rx ready
87 while (!iob_uart_csrs_get_rxready())
88     ;
89
90 // read received word
91 uint8_t rx_data = iob_uart_csrs_get_rxdata();
92
93 // check if received word is the same as sent word
94 if (rx_data != i) {
95     // signal error printing expected and received word
96     printf("Error: expected %d, received %d\n", i, rx_data);
97     failed += 1;
98 }
99 }
100 printf("Data send/receive loop complete\n");
101 return failed;
102 }

```

[View Source](#)

## 3 How It Works

This section gives a detailed description of the Py2HWSW framework.

### 3.1 Overview

The Py2HWSW framework is organized into a repository with several key folders and scripts. The repository contains the main Py2HWSW module, as well as a library of cores and peripherals. The framework uses a combination of Python scripts and Makefiles to automate the generation of build directories for hardware components.

The setup process in Py2HWSW begins with the user providing a description of the core, which can be in the form of a Python script or a JSON file, in a setup directory. This description is then used to trigger the setup process, which involves gathering all dependency cores and generating the necessary Verilog code. The setup process creates a build directory, where all the generated Verilog modules are stored, correctly connected and structured based on the user's description. The build directory is independent of Py2HWSW and can be used on any machine with the necessary toolchain.

The build process is a separate step that takes the generated build directory as input and uses the Makefiles to run the toolchain for a specific flow, such as simulation or FPGA synthesis. For example, in the case of FPGA synthesis, the build process takes the generated Verilog sources as input, generates a bitstream, uploads it to the FPGA, and runs the design. In the case of simulation, the build process takes the Verilog sources and

generates a simulator executable (for Verilator) or runs the simulation directly. The build process can be run on any machine with the necessary toolchain, without requiring Py2HWSW to be installed.

The main launch script, `py2hws.py`, serves as the entry point for the framework, and is responsible for orchestrating the setup process. The script takes care of setting up the build environment, generating Verilog code, and creating the build directory. Once the build directory is generated, the user can run the build process independently of Py2HWSW, using the Makefiles to automate the simulation, synthesis, and compilation of the hardware components.

## 3.2 Technical Details

From the user's perspective, interacting with Py2HWSW is straightforward and intuitive. Users describe cores using dictionaries, lists, and strings, which are then converted internally into object representations of the correct class. The main attributes of Py2HWSW, such as ports, wires, and configuration, each have their own class, organizing the properties of each attribute. These attributes are described by a dictionary, where each key is a property, and are converted to the corresponding property of the class for the internal object representation when calling the Py2HWSW process.

As described in the "Standard Interfaces" section, users only need to interact with Py2HWSW using standard interfaces based on dictionaries, lists, and strings. Internally, Py2HWSW converts these inputs into object representations, but these are usually only modified by developers. A typical user does not need to understand the inner workings of Py2HWSW, making it easy to use and focus on designing and developing hardware components.

The `iob.core.py` class is the central component of Py2HWSW, aggregating all the properties of an IP core. Its constructor is responsible for the setup process of the core, which involves converting and initializing the attributes of the core, setting up submodules (each one a new `iob.core` instance), setting up superblocks (only if the current core is the top module or another superblock), and generating the sources for the current core in the build directory. If the current core is the top module, the setup process terminates by formatting and linting the code, as well as cleaning up temporary files from the build directory.

In terms of dependencies, Py2HWSW itself has a minimal set of requirements, including Python and certain Python libraries, as well as optional dependencies such as formatters and linters like Black, Verible, and Verilator. These formatters can be skipped if the user chooses not to use formatting and linting during setup. The generated build directory, on the other hand, may have additional dependencies specific to the build process, such as Makefiles, Verilog compilers and simulators. However, these dependencies are independent of Py2HWSW and are only required for the build process. Makefiles are not a required dependency of Py2HWSW itself, but can be useful for automating the setup process and integrating Py2HWSW into a larger project workflow.

## 3.3 Setup Flow Chart

Figure 1 presents a high-level flow chart of the Py2HWSW setup procedure.




Figure 1: High-Level Flow Chart of Py2HWSW Setup Procedure

### 3.4 Standard Interfaces

The Py2HWSW framework provides the following two standard interfaces:

1. **Python Parameters:** Core "setup" function receives information from Py2HWSW via a dictionary in its first argument, referred to as *Python Parameters*.
2. **Core Dictionary:** Core "setup" function returns a core description dictionary to Py2HWSW, referred to as *Core Dictionary*.

The core's "setup" function is the python function defined by the user in the `jcore_name.py` file.

If the core is described by a JSON file, then the *Python Parameters* interface is not available. The JSON file gives a dictionary to Py2HWSW, similar to the python dictionary of the "setup" function. This allows the user to use external tools to generate cores in JSON format.

The *Python Parameters* received by the core's "setup" function is a dictionary containing both parameters passed by its instantiator and standard parameters passed by Py2HWSW. Each key, value pair in the dictionary is a *Python Parameter*. The value of the python parameter may be of any data type.

Name	Data Type	Description
core_name	<class 'str'>	Name of current core (determined by the core's file name).
build_dir	<class 'str'>	Build directory of this core. Usually defined by '-build-dir' flag or instantiator.
py2hwsw_target	<class 'str'>	The reason why py2hwsw is invoked. Usually 'setup' meaning the Py2HWSW is calling the core's script to obtain information on how to generate the core. May also be other targets like 'clean', 'print_attributes', or 'deliver'. These are usually to obtain information about the core for various purposes, but not to generate the build directory.
instantiator	<class 'dict'>	Core dictionary with attributes of the instantiator core (if any). Allows subblocks to obtain information about their instantiator core.
py2hwsw_version	<class 'str'>	Version of Py2HWSW.

Table 1: Standard *Python Parameters* passed by Py2HWSW to every core's "setup" function.

The standard python parameters passed by Py2HWSW are listed in Table 1.

The python parameters supported by each core is available in the respective core's user guide, as long as they have the *Python Parameters* attribute defined. Instructions on how to build a core's user guide can be found in Section 4.8.

Name	Data Type	Description
original_name	<class 'str'>	Original name of the module. (The module name commonly used in the files of the setup dir.)
name	<class 'str'>	Name of the generated module.
description	<class 'str'>	Description of the module
confs	<class 'list'>	List of module macros and Verilog (false-)parameters.
ports	<class 'list'>	List of module ports.
wires	<class 'list'>	List of module wires.



Name	Data Type	Description
snippets	<class 'list'>	List of core Verilog snippets.
comb	<class 'iob_comb.iob_comb'>	Verilog combinatory circuit.
fsm	<class 'iob_fsm.iob_fsm'>	Verilog finite state machine.
subblocks	<class 'list'>	List of instances of other cores inside this core.
superblocks	<class 'list'>	List of wrappers for this core. Will only be setup if this core is a top module, or a wrapper of the top module.
sw_modules	<class 'list'>	List of software modules required by this core.
instance_name	<class 'str'>	Name of an instance of this class.
instance_description	<class 'str'>	Description of the instance
parameters	typing.Dict	Verilog parameter values
if_defined	<class 'str'>	Only use this instance in Verilog if this Verilog macro is defined
if_not_defined	<class 'str'>	Only use this instance in Verilog if this Verilog macro is not defined
instantiate	<class 'bool'>	Select if should instantiate the module inside another Verilog module.
build_dir	<class 'str'>	Path to folder of build directory to be generated for this project.
version	<class 'str'>	Core version. By default is the same as Py2HWSW version.
previous_version	<class 'str'>	Core previous version.
setup_dir	<class 'str'>	Path to root setup folder of the core.
use_netlist	<class 'bool'>	Copy '<SETUP_DIR>/CORE.v' netlist instead of '<SETUP_DIR>/hardware/src/*'
is_system	<class 'bool'>	Sets 'IS.FPGA=1' in config_build.mk
board_list	<class 'list'>	List of FPGAs supported by this core. A standard folder will be created for each board in this list.
dest_dir	<class 'str'>	Relative path inside build directory to copy sources of this core. Will only sources from 'hardware/src/*'
ignore_snippets	<class 'list'>	List of '.vs' file includes in verilog to ignore.
generate_hw	<class 'bool'>	Select if should try to generate '<corename>.v' from py2hwsw dictionary. Otherwise, only generate '.vs' files.
parent	<class 'dict'>	Select parent of this core (if any). If parent is set, that core will be used as a base for the current one. Any attributes of the current core will override/add to those of the parent.
is_top_module	<class 'bool'>	Selects if core is top module. Auto-filled. DO NOT CHANGE.
is_superblock	<class 'bool'>	Selects if core is superblock of another. Auto-filled. DO NOT CHANGE.
is_tester	<class 'bool'>	Generates makefiles and dependencies to run this core as if it was the top module. Used for testers (superblocks of top module).
python_parameters	<class 'list'>	List of core Python Parameters. Used for documentation.
license	<class 'iob_license.iob_license'>	License for the core.

Name	Data Type	Description
Table 2: Table of supported Py2HWSW attributes in the <b>Core Dictionary</b> . The <i>Data Type</i> column specifies the type of internal object that the Py2HWSW will convert the attribute's value to (usually the user inputs a string, list, or dictionary value and then py2 converts it to an internal object).		

The list of attributes supported by the Py2HWSW framework is given in Table 2. If a core provides a dictionary with keys not listed in Table 2, then the Py2HWSW framework will raise an error. Each key, value pair in the dictionary is a *Core Attribute*. The data type of the core attribute may be of any data type, but are usually a string, list, or dictionary. If the data type is a string, it may also represent an object using Py2HWSW's *Short Notation*.

### 3.5 Block hierarchy

Figure 2 presents an example block hierarchy for a Py2HWSW project. Superblocks are only used if they are superblocks of the project's top module or of one of its wrappers.




Figure 2: Block Hierarchy of a Py2HWSW Project

### 3.6 Main launch script: py2hws.py

The main launch script for the Py2HWSW program is the 'py2hws.py' script.

The following code snippet from that script processes the command line arguments and launches the program for the specified "target".

```
1  iob_core.global_build_dir = args.build_dir
2  iob_core.global_project_root = args.project_root
3  iob_core.global_project_vformat = args.verilog_format
4  iob_core.global_project_vlint = args.verilog_lint
5  iob_core.global_clang_format_rules_filepath = args.clang_rules
6  iob_base.debug_level = args.debug_level
7
8  if args.py2hws_docs:
9      iob_core.setup_py2_docs(PY2HWSW_VERSION)
10     exit(0)
11
12  if args.print_py2hws_attributes:
13      iob_core.print_py2hws_attributes()
14      exit(0)
15
16  if not args.core_name:
17      parser.print_usage(sys.stderr)
18      exit(1)
19
20  py_params = {}
21  if args.py_params:
22      for param in args.py_params.split(":"):
23          k, v = param.split("=")
24          py_params[k] = v
25
26  if args.target == "setup":
27      iob_core.get_core_obj(args.core_name, **py_params)
28  elif args.target == "clean":
29      iob_core.clean_build_dir(args.core_name)
30  elif args.target == "print_build_dir":
31      iob_core.print_build_dir(args.core_name, **py_params)
32  elif args.target == "print_core_name":
33      iob_core.print_core_name(args.core_name, **py_params)
34  elif args.target == "print_core_version":
35      iob_core.print_core_version(args.core_name, **py_params)
36  elif args.target == "print_core_dict":
37      iob_core.print_core_dict(args.core_name, **py_params)
38  elif args.target == "deliver":
39      iob_core.deliver_core(args.core_name, **py_params)
```

[View Source](#)

### 3.7 Simulate with Verilator

With mandatory structured IOs, the testbench behaves like a processor reading and writing to its CSR. A universal Verilator testbench has been developed for an IP with a structured IO native interface (bridges to standard AXI-Lite, APB or Wishbone are supplied). The testbench is a C++ program provides hardware reset and CSR read and write functions.

#### 3.7.1 IP core simulation

The IP cores using this testbench must provide a C function called `iob_core_tb()`, the IP core's specific test. They also must provide a C header called `iob_vlt_tb.h` that defines the Device Under Test (DUT) as a Verilator type called `dut_t`. With knowledge of the DUT and its test, the universal Verilator testbench will exercise any IP core. Interestingly, `iob_core_tb()` also runs, without modifications, on a RISC-V processor with the IP as a submodule, for example, for FPGA testing or emulation.

The `iob_uart` core is used as an example, located in the `py2hsw/lib/peripherals/iob_uart` directory.

```
1 $ git clone --recursive git@github.com:IObundle/py2hsw.git
2 $ cd py2hsw/lib
3 $ make sim-run CORE=iob\_uart SIMULATOR=verilator
```

The `make sim-run` command will run core setup, creating the build directory at `../../../../iob_uart.V0.1`. The Verilator simulator will be run in the build directory. The testbench will be compiled and run, and the output will be displayed on the console.

#### 3.7.2 Subsystem simulation

To illustrate system test capabilities with the universal Verilator testbench, the `iob_system` subsystem core is used as an example, located in the `py2hsw/lib/iob_system` directory.

```
1 $ git clone --recursive git@github.com:IObundle/py2hsw.git
2 $ cd py2hsw/lib
3 $ make sim-run CORE=iob\_uart SIMULATOR=verilator
```

In this case the `iob_core_tb()` function is running on the desktop, emulating a system tester. The console output comes from the system itself running its embedded test, a more elaborated form of a hello world program.

### 3.8 Deliver an IP core

From the build directory, we select the essential files to create a tarball, all containing a Makefile-driven environment for the user who, in this way, will not need any ancillary tools beyond the standard EDA tools.

```
1 $ git clone --recursive git@github.com:IObundle/py2hsw.git
2 $ cd py2hsw/
3 $ nix-shell py2hsw/lib/ # Optional step to install environment with
   necessary dependencies
4 $ py2hsw iob_uart setup --no_verilog_lint
5 $ py2hsw iob_uart deliver
```

The tarball will be created in the `../iob_uart_V0.1` directory, which is also the home of the default build directory.

## 4 Py2HWSW Classes

### 4.1 Main class for core representation: `iob_core.py`

The `iob_core` class is a central component of the Py2HWSW framework, responsible for representing and managing IP cores. The class provides a structured way to describe and generate IP cores, making it easier to create and integrate complex digital designs. At the heart of the `iob_core` class is its constructor, which plays a crucial role in setting up and initializing the core.

The constructor of the `iob_core` class is responsible for converting and initializing the attributes of the core, setting up subblocks, and generating the sources for the current core in the build directory. When the constructor is called, it distinguishes between two situations: when it is the top module, it creates a build directory for users with all the dependencies and project flows, and when it is a subblock, it provides all the information necessary for instantiation and integration. The constructor takes care of setting up the build environment, generating Verilog code, and creating the build directory, making it a key component of the Py2HWSW framework.

The `iob_core` constructor also handles the setup process for subblocks and superblocks. When a subblock is encountered, the constructor is called recursively to set up the subblock's attributes and generate its sources. Similarly, when a superblock is encountered, the constructor sets up the superblock's attributes and generates its sources, ensuring that the entire hierarchy of modules and subblocks is properly initialized and configured, as detailed in Section 3.5

Overall, the `iob_core` class and its constructor provide a powerful and flexible way to represent and manage IP cores, making it a fundamental component of the Py2HWSW framework.

It inherits attributes from its parent classes `iob_module` and `iob_instance`.

The `get_core_obj` function is used to generate an instance of a core based on a given core name and python parameters. This method will search for the corresponding Python or JSON file of the core, and generate a python object based on info stored in that file, and info passed via python parameters.

```

1  def get_core_obj(core_name, **kwargs):
2      """Generate an instance of a core based on given core_name and
3          python parameters
4          This method will search for the .py and .json files of the core, and
5          generate a
6          python object based on info stored in those files, and info passed
7          via python
8          parameters.
9          Calling this method may also begin the setup process of the core,
10         depending on
11         the value of the 'global_special_target' attribute.
12         """
13         core_dir, file_ext = find_module_setup_dir(core_name)
14
15         if file_ext == ".py":
16             import_python_module(

```

```

13         os.path.join(core_dir, f"{core_name}.py"),
14     )
15     core_module = sys.modules[core_name]
16     instantiator = kwargs.pop("instantiator", None)
17     # Call 'setup(<py_params_dict>)' function of '<core_name>.py' to
18     # obtain the core's py2hwsw dictionary.
19     # Give it a dictionary with all arguments of this function,
20     # since the user
21     # may want to use any of them to manipulate the core attributes.
22     core_dict = core_module.setup(
23         {
24             # "core_name": core_name,
25             "build_dir": __class__.global_build_dir,
26             "py2hwsw_target": __class__.global_special_target or "
                setup",
27             "instantiator": (
28                 instantiator.attributes_dict if instantiator else ""
29             ),
30             "py2hwsw_version": PY2HWSW_VERSION,
31             **kwargs,
32         }
33     )
34     py2_core_dict = {
35         "original_name": core_name,
36         "name": core_name,
37         "setup_dir": core_dir,
38     }
39     py2_core_dict.update(core_dict)
40     instance = __class__.py2hw(
41         py2_core_dict,
42         instantiator=instantiator,
43         # Note, any of the arguments below can have their values
44         # overridden by
45         # the py2_core_dict
46         **kwargs,
47     )
48     elif file_ext == ".json":
49         instance = __class__.read_py2hw_json(
50             os.path.join(core_dir, f"{core_name}.json"),
51             # Note, any of the arguments below can have their values
52             # overridden by
53             # the json data
54             **kwargs,
55         )
56     return instance

```

[View Source](#)

## 4.2 Configuration class: iob\_conf.py

The `iob_conf` class is used to represent a configuration option of the core. This class contains a set of attributes, each preceded by a comment describing the purpose of the attribute.

```

1 class iob_conf_group:
2     """Class to represent a group of configurations."""
3
4     # Identifier name for the group of configurations.
5     name: str = ""
6     # Description of the configuration group.
7     descr: str = "Default description"
8     # List of configuration objects.
9     confs: list = field(default_factory=list)
10    # If enabled, configuration group will only appear in documentation. Not
        in the verilog code.
11    doc_only: bool = False
12    # If enabled, the documentation table for this group will be terminated
        by a TeX '\clearpage' command.
13    doc_clearpage: bool = False

```

[View Source](#)

The `iob_conf_group` class is used to represent a group of configuration options. This class contains a set of attributes, each preceded by a comment describing the purpose of the attribute.

```

1 class iob_conf_group:
2     """Class to represent a group of configurations."""
3
4     # Identifier name for the group of configurations.
5     name: str = ""
6     # Description of the configuration group.
7     descr: str = "Default description"
8     # List of configuration objects.
9     confs: list = field(default_factory=list)
10    # If enabled, configuration group will only appear in documentation. Not
        in the verilog code.
11    doc_only: bool = False
12    # If enabled, the documentation table for this group will be terminated
        by a TeX '\clearpage' command.
13    doc_clearpage: bool = False

```

[View Source](#)

The py2hws tool uses methods from the `config_gen.py` script to generate the `*_conf.vh` file, which contains all the Verilog macros that must be held for every design instance of the core.

Each generated Verilog macro is based on the attributes from the corresponding instance of the `'iob_conf'` class.

```

1 def conf_vh(macros, top_module, out_dir):
2     """Given a list with groups of macros, generate a '*_conf.vh' file with
        the Verilog macro definitions.
3     :param macros: list with groups (iob_conf_group class) of macros (
        iob_conf class).
4     :param top_module: top module name
5     :param out_dir: output directory
6     """
7     file2create = open(f"{out_dir}/{top_module}_conf.vh", "w")
8     core_prefix = f"{top_module}_".upper()

```

```

9
10 # These ifdefs cause issues when this file is included in multiple
    # files and it contains other ifdefs inside this block.
11 # For example, assume this file is included in another one that does not
    # have 'MACRO1' defined. Now assume that inside this block there is an
    # 'ifdef MACRO1' block.
12 # Since 'MACRO1' is not defined in the file that is including this, the
    # 'ifdef MACRO1' wont be executed.
13 # Now assume this file is included in another file that has 'MACRO1'
    # defined. Now, this block
14 # wont execute because of the 'ifndef' added here, therefore the 'ifdef
    # MACRO1' block will also not execute when it should have.
15 # file2create.write(f"ifndef VH_{fname}_VH\n")
16 # file2create.write(f"define VH_{fname}_VH\n\n")
17
18 for group in macros:
19     # If group has 'doc_only' attribute set to True, skip it
20     if group.doc_only:
21         continue
22     for macro in group.confes:
23         # If macro has 'doc_only' attribute set to True, skip it
24         if macro.doc_only:
25             continue
26         if macro.if_defined:
27             file2create.write(f"ifdef {macro.if_defined}\n")
28         if macro.if_not_defined:
29             file2create.write(f"ifndef {macro.if_not_defined}\n")
30         # Only insert macro if its is not a bool define, and if so only
            # insert it if it is true
31         if type(macro.val) is not bool:
32             m_name = macro.name.upper()
33             m_default_val = macro.val
34             file2create.write(f"define {core_prefix}{m_name} {
                m_default_val}\n")
35         elif macro.val:
36             m_name = macro.name.upper()
37             file2create.write(f"define {core_prefix}{m_name} 1\n")
38         if macro.if_defined or macro.if_not_defined:
39             file2create.write("endif\n")
40
41 # file2create.write(f"\nendif // VH_{fname}_VH\n")

```

### [View Source](#)

The py2hws tool uses methods from the [param\\_gen.py](#) script to generate the Verilog parameters code that is automatically inserted in the core's Verilog module and instances.

Each generated Verilog parameter is based on the attributes from the corresponding instance of the 'job\_conf' class.

```

1 def generate_params(core):
2     """Generate verilog code with verilog parameters of this module.
3     returns: Generated verilog code
4     """
5     core_parameters = get_core_params(core.confes)

```



```

6
7     if not core_parameters:
8         return ""
9
10    lines = []
11    core_prefix = f"{core.name}_" .upper()
12    for idx, parameter in enumerate(core_parameters):
13        # If parameter has 'doc_only' attribute set to True, skip it
14        if parameter.doc_only:
15            continue
16
17        p_name = parameter.name.upper()
18        p_comment = ""
19        if parameter.type == "F":
20            p_comment = " // Don't change this parameter value!"
21        lines.append(f"    parameter {p_name} = '{core_prefix}{p_name},{
22            p_comment}\n")
23
24    # Remove comma from last line
25    if lines:
26        lines[-1] = lines[-1].replace(", ", "", 1)
27
28    return "".join(lines)

```

[View Source](#)

### 4.3 Signal class: iob\_signal.py

The `iob_signal` class is used to represent a signal for a hardware wire or port. This class contains a set of attributes, each preceded by a comment describing the purpose of the attribute.

[View Source](#)

The py2hws tool uses the 'get\_verilog\_wire'/'get\_verilog\_port' methods from the 'iob\_signal' class to generate the Verilog code for the hardware wire/port based on the attributes from the corresponding instance of the 'iob\_signal' class.

```

1     def get_verilog_wire(self):
2         """Generate a verilog wire string from this signal"""
3         wire_type = "reg" if self.isvar or self.isreg else "wire"
4         width_str = "" if self.get_width_int() == 1 else f"[{self.width
5             }-1:0] "
6         return f"{wire_type} {width_str}{self.name};\n"

```

[View Source](#)

```

1     def get_verilog_port(self, comma=True):
2         """Generate a verilog port string from this signal"""
3         self.assert_direction()
4         comma_char = "," if comma else ""
5         port_type = "reg" if self.isvar or self.isreg else ""

```

```

6         width_str = "" if self.get_width_int() == 1 else f"[{self.width
7         return f"{self.direction}{port_type} {width_str}{self.name}{
            comma_char}\n"

```

[View Source](#)

## 4.4 Wire class: iob\_wire.py

The `iob_wire` class is used to represent a group of hardware wires (signals) used to interconnect components automatically generated. This class contains a set of attributes, each preceded by a comment describing the purpose of the attribute.

```

1 class iob_wire:
2     """Class to represent a wire in an iob module"""
3
4     # Identifier name for the wire.
5     name: str = ""
6     # Name of the standard interface to auto-generate with 'if_gen.py'
7     # script.
8     interface: if_gen.interface = None
9     # Description of the wire.
10    descr: str = "Default description"
11    # Conditionally define this wire if the specified Verilog macro is
12    # defined/undefined.
13    if_defined: str = ""
14    if_not_defined: str = ""
15    # List of signals belonging to this wire
16    # (each signal represents a hardware Verilog wire).
17    signals: List = field(default_factory=list)

```

[View Source](#)

The 'signals' attribute stores a list of signal objects, represented by the 'iob\_signal' class (Section 4.3).

The py2hws tool uses the 'generate\_wires' method from the 'wire\_gen.py' script to generate the Verilog code for the wire based on the attributes from the corresponding instance of the 'iob\_wire' class.

```

1 def generate_wires(core):
2     """Generate verilog code with wires of this module.
3     returns: Generated verilog code
4     """
5     code = ""
6     for wire in core.wires:
7         # Open ifdef if conditional interface
8         if wire.if_defined:
9             code += f"ifdef {wire.if_defined}\n"
10        if wire.if_not_defined:
11            code += f"ifndef {wire.if_not_defined}\n"
12
13        signals_code = ""
14        for signal in wire.signals:
15            if isinstance(signal, iob_signal):

```

```

16         signals_code += "    " + signal.get_verilog_wire()
17     if signals_code:
18         code += f"    // {wire.name}\n"
19         code += signals_code
20
21     # Close ifdef if conditional interface
22     if wire.if_defined or wire.if_not_defined:
23         code += "'endif\n"
24
25     return code

```

[View Source](#)

## 4.5 Port class: iob\_port.py

The `iob_port` class is used to represent an interface for the core. An interface is a group of hardware ports (signals) that may be generic or follow a standard. Due to the similarities between a port and a wire, this class inherits the attributes from the `'iob_wire'` class (Section 4.4). Besides the inherited attributes, the class contains a set of new port specific attributes, each preceded by a comment describing the purpose of the attribute.

```

1 class iob_port(iob_wire):
2     """Describes an IO port."""
3
4     # External wire that connects this port
5     e_connect: iob_wire | None = None
6     # Dictionary of bit slices for external connections. Name: signal name;
7     # Value: bit slice
8     e_connect_bit_slices: list = field(default_factory=list)
9     # If enabled, port will only appear in documentation. Not in the verilog
10    # code.
11    doc_only: bool = False
12    # If enabled, the documentation table for this port will be terminated
13    # by a TeX '\clearpage' command.
14    doc_clearpage: bool = False

```

[View Source](#)

Similar to the `'iob_wire'` class, the `'signals'` attribute stores a list of signal objects, represented by the `'iob_signal'` class (Section 4.3).

The `py2hws` tool uses the `'generate_ports'` method from the `'io_gen.py'` script to generate the Verilog code for the port based on the attributes from the corresponding instance of the `'iob_port'` class.

```

1 def generate_ports(core):
2     """Generate verilog code with ports of this module.
3     returns: Generated verilog code
4     """
5     lines = []
6     for port_idx, port in enumerate(core.ports):
7         # If port has 'doc_only' attribute set to True, skip it
8         if port.doc_only:
9             continue
10

```

```

11     # Open ifdef if conditional interface
12     if port.if_defined:
13         lines.append(f"{'ifdef {port.if_defined}\n'}")
14     if port.if_not_defined:
15         lines.append(f"{'ifndef {port.if_not_defined}\n'}")
16
17     lines.append(f"        // {port.name}\n")
18
19     for signal_idx, signal in enumerate(port.signals):
20         if isinstance(signal, iob_signal):
21             lines.append("        " + signal.get_verilog_port())
22
23     # Close ifdef if conditional interface
24     if port.if_defined or port.if_not_defined:
25         lines.append("{'endif\n'}")
26
27     # Remove comma from last port line
28     if lines:
29         i = -1
30         while lines[i].startswith("{'endif") or lines[i].startswith("        // "
31             ):
32             i -= 1
33         lines[i] = lines[i].replace(",", "", 1)
34
35     return "".join(lines)

```

[View Source](#)

## 4.6 Interface class: if\_gen.py

The Py2HWSW tool uses the `if_gen.py` script to generate the signals of standard interfaces.

The list of standard interfaces currently supported by the `if_gen.py` script are listed below.

```

1 mem_if_details = [
2     {
3         "name": "rom_2p",
4         "vendor": "IObundle",
5         "lib": "MEM",
6         "version": "1.0",
7         "full_name": "ROM 2 Port",
8     },
9     {
10        "name": "rom_atdp",
11        "vendor": "IObundle",
12        "lib": "MEM",
13        "version": "1.0",
14        "full_name": "ROM Asynchronous True Dual Port",
15    },
16    {
17        "name": "rom_sp",
18        "vendor": "IObundle",
19        "lib": "MEM",

```

```
20     "version": "1.0",
21     "full_name": "ROM Single Port",
22 },
23 {
24     "name": "rom_tdp",
25     "vendor": "IObundle",
26     "lib": "MEM",
27     "version": "1.0",
28     "full_name": "ROM True Dual Port",
29 },
30 {
31     "name": "ram_2p",
32     "vendor": "IObundle",
33     "lib": "MEM",
34     "version": "1.0",
35     "full_name": "RAM 2 Port",
36 },
37 {
38     "name": "ram_at2p",
39     "vendor": "IObundle",
40     "lib": "MEM",
41     "version": "1.0",
42     "full_name": "RAM Asynchronous True 2 Port",
43 },
44 {
45     "name": "ram_atdp",
46     "vendor": "IObundle",
47     "lib": "MEM",
48     "version": "1.0",
49     "full_name": "RAM Asynchronous True Dual Port",
50 },
51 {
52     "name": "ram_atdp_be",
53     "vendor": "IObundle",
54     "lib": "MEM",
55     "version": "1.0",
56     "full_name": "RAM Asynchronous True Dual Port with Byte Enable",
57 },
58 {
59     "name": "ram_sp",
60     "vendor": "IObundle",
61     "lib": "MEM",
62     "version": "1.0",
63     "full_name": "RAM Single Port",
64 },
65 {
66     "name": "ram_sp_be",
67     "vendor": "IObundle",
68     "lib": "MEM",
69     "version": "1.0",
70     "full_name": "RAM Single Port with Byte Enable",
71 },
72 {
73     "name": "ram_sp_se",
74     "vendor": "IObundle",
```

```

75     "lib": "MEM",
76     "version": "1.0",
77     "full_name": "RAM Single Port with Single Enable",
78 },
79 {
80     "name": "ram_t2p",
81     "vendor": "IObundle",
82     "lib": "MEM",
83     "version": "1.0",
84     "full_name": "RAM True 2 Port",
85 },
86 {
87     "name": "ram_t2p_be",
88     "vendor": "IObundle",
89     "lib": "MEM",
90     "version": "1.0",
91     "full_name": "RAM True 2 Port with Byte Enable",
92 },
93 {
94     "name": "ram_t2p_tiled",
95     "vendor": "IObundle",
96     "lib": "MEM",
97     "version": "1.0",
98     "full_name": "RAM True 2 Port Tiled",
99 },
100 {
101     "name": "ram_tdp",
102     "vendor": "IObundle",
103     "lib": "MEM",
104     "version": "1.0",
105     "full_name": "RAM True Dual Port",
106 },
107 {
108     "name": "ram_tdp_be",
109     "vendor": "IObundle",
110     "lib": "MEM",
111     "version": "1.0",
112     "full_name": "RAM True Dual Port with Byte Enable",
113 },
114 {
115     "name": "ram_tdp_be_xil",
116     "vendor": "IObundle",
117     "lib": "MEM",
118     "version": "1.0",
119     "full_name": "RAM True Dual Port with Byte Enable Xilinx",
120 },
121 {
122     "name": "regfile_2p",
123     "vendor": "IObundle",
124     "lib": "MEM",
125     "version": "1.0",
126     "full_name": "Register File 2 Port",
127 },
128 {
129     "name": "regfile_at2p",

```

```

130     "vendor": "IObundle",
131     "lib": "MEM",
132     "version": "1.0",
133     "full_name": "Register File Asynchronous True 2 Port",
134 },
135 {
136     "name": "regfile_sp",
137     "vendor": "IObundle",
138     "lib": "MEM",
139     "version": "1.0",
140     "full_name": "Register File Single Port",
141 },
142 ]

```

[View Source](#)

```

1 if_details = [
2     {
3         "name": "iob_clk",
4         "vendor": "IObundle",
5         "lib": "CLK",
6         "version": "1.0",
7         "full_name": "Clock (configurable)",
8     },
9     {
10        "name": "iob",
11        "vendor": "IObundle",
12        "lib": "IOb",
13        "version": "1.0",
14        "full_name": "IOb",
15    },
16    {
17        "name": "axil_read",
18        "vendor": "ARM",
19        "lib": "AXI",
20        "version": "4.0",
21        "full_name": "AXI-Lite Read",
22    },
23    {
24        "name": "axil_write",
25        "vendor": "ARM",
26        "lib": "AXI",
27        "version": "4.0",
28        "full_name": "AXI-Lite Write",
29    },
30    {
31        "name": "axil",
32        "vendor": "ARM",
33        "lib": "AXI",
34        "version": "4.0",
35        "full_name": "AXI-Lite",
36    },
37    {
38        "name": "axi_read",
39        "vendor": "ARM",

```

```

40     "lib": "AXI",
41     "version": "4.0",
42     "full_name": "AXI Read",
43 },
44 {
45     "name": "axi_write",
46     "vendor": "ARM",
47     "lib": "AXI",
48     "version": "4.0",
49     "full_name": "AXI Write",
50 },
51 {
52     "name": "axi",
53     "vendor": "ARM",
54     "lib": "AXI",
55     "version": "4.0",
56     "full_name": "AXI",
57 },
58 {
59     "name": "apb",
60     "vendor": "ARM",
61     "lib": "APB",
62     "version": "4.0",
63     "full_name": "APB",
64 },
65 {
66     "name": "ahb",
67     "vendor": "ARM",
68     "lib": "AHB",
69     "version": "4.0",
70     "full_name": "AHB",
71 },
72 {
73     "name": "axis",
74     "vendor": "ARM",
75     "lib": "AXI",
76     "version": "4.0",
77     "full_name": "AXI Stream",
78 },
79 {
80     "name": "rs232",
81     "vendor": "Generic",
82     "lib": "RS232",
83     "version": "1.0",
84     "full_name": "RS232",
85 },
86 {
87     "name": "wb",
88     "vendor": "OPENCORES",
89     "lib": "Wishbone",
90     "version": "B4",
91     "full_name": "Wishbone",
92 },
93 {
94     "name": "wb_full",

```



```

95     "vendor": "OPENCORES",
96     "lib": "Wishbone",
97     "version": "B4",
98     "full_name": "Wishbone Full",
99 },
100 ]

```

[View Source](#)

When a user specifies a standard interface for a port 4.5 or a wire 4.4, a new instance of the 'interface' class is created to represent it.

```

1 class interface:
2     """Class to represent an interface for generation"""
3
4     # Type/Name of interface to generate
5     type: str = ""
6     # Prefix for signals of the interface
7     prefix: str = ""
8     # Width multiplier. Used when concatenating multiple instances of the
9     # interface.
10    mult: str | int = 1
11    # Generic string parameter that is passed to "get_<interface>_ports"
12    # function
13    params: str = None
14    # Dictionary of width properties of interface
15    widths: Dict[str, str] = field(default_factory=dict)
16    # Prefix for generated "Verilog Snippets" of this interface
17    file_prefix: str = ""
18    # Prefix for "Verilog snippets" of portmaps of this interface:
19    portmap_port_prefix: str = ""

```

[View Source](#)

This class stores the interface properties which will then be used by interface specific functions to generate the signals. Each attribute of the interface class is preceded by a comment describing the purpose of the attribute.

Each interface supported by if\_gen.py contains its own 'get\_<interface>\_ports' function, and returns a list of signals for the interface.

## AXI Stream

The AXI Stream interface uses the 'get\_axis\_ports' function of the [if\\_gen.py](#) script.

```
1 def get_axis_ports():
2     return [
3         iob_signal(
4             name="axis_tvalid_o",
5             width=1,
6             descr="axis stream valid.",
7         ),
8         iob_signal(
9             name="axis_tready_i",
10            width=1,
11            descr="axis stream ready.",
12        ),
13        iob_signal(
14            name="axis_tdata_o",
15            width=DATA_W,
16            descr="axis stream data.",
17        ),
18        iob_signal(
19            name="axis_tlast_o",
20            width=1,
21            descr="axis stream last.",
22        ),
23    ]
```

### [View Source](#)

It has the configurable width: DATA\_W

For example, to add an AXI Stream port to a core, add the following python dictionary to the core's ports list:

```
1 {
2     "name": "example_port_m",
3     "descr": "AXI Stream manager port",
4     "signals": {
5         "type": "axis",
6         "DATA_W": 32,
7     },
8 },
```

## AXI Lite

The AXI Lite interface uses the 'get\_axil\_ports' function of the [if\\_gen.py](#) script.

```
1 def get_axil_ports(params: str = None):
2     return get_axil_read_ports(params=params) +
        get_axil_write_ports(params=params)
```

### [View Source](#)

```
1 def get_axil_read_ports(params: str = None):
2     if params is None:
3         params = ""
4     params = params.split("_")
5
6     signals = [
7         iob_signal(
8             name="axil_araddr_o",
9             width=ADDR_W,
10            descr="Address read channel address.",
11        ),
12    ]
13    if "prot" in params:
14        signals += [
15            iob_signal(
16                name="axil_arprot_o",
17                width=PROT_W,
18                descr="Address read channel protection type. Set
19                    to 000 if manager output; ignored if
20                    subordinate input.",
21            ),
22        ]
23    signals += [
24        iob_signal(
25            name="axil_arvalid_o",
26            width=1,
27            descr="Address read channel valid.",
28        ),
29        iob_signal(
30            name="axil_arready_i",
31            width=1,
32            descr="Address read channel ready.",
33        ),
34        iob_signal(
35            name="axil_rdata_i",
36            width=DATA_W,
37            descr="Read channel data.",
38        ),
39    ]
```

```

37         iob_signal(
38             name="axil_rresp_i",
39             width=RESP_W,
40             descr="Read channel response.",
41         ),
42         iob_signal(
43             name="axil_rvalid_i",
44             width=1,
45             descr="Read channel valid.",
46         ),
47         iob_signal(
48             name="axil_rready_o",
49             width=1,
50             descr="Read channel ready.",
51         ),
52     ]
53     return signals

```

### [View Source](#)

```

1 def get_axil_write_ports(params: str = None):
2     if params is None:
3         params = ""
4     params = params.split("_")
5
6     signals = [
7         iob_signal(
8             name="axil_awaddr_o",
9             width=ADDR_W,
10            descr="Address write channel address.",
11        ),
12    ]
13    if "prot" in params:
14        signals += [
15            iob_signal(
16                name="axil_awprot_o",
17                width=PROT_W,
18                descr="Address write channel protection type. Set
19                    to 000 if manager output; ignored if
20                    subordinate input.",
21            ),
22        ]
23    signals += [
24        iob_signal(
25            name="axil_awvalid_o",
26            width=1,
27            descr="Address write channel valid.",

```

```

26         ),
27         iob_signal(
28             name="axil_awready_i",
29             width=1,
30             descr="Address write channel ready.",
31         ),
32         iob_signal(
33             name="axil_wdata_o",
34             width=DATA_W,
35             descr="Write channel data.",
36         ),
37         iob_signal(
38             name="axil_wstrb_o",
39             width=try_math_eval(f"{DATA_W}/{DATA_SECTION_W}"),
40             descr="Write channel write strobe.",
41         ),
42         iob_signal(
43             name="axil_wvalid_o",
44             width=1,
45             descr="Write channel valid.",
46         ),
47         iob_signal(
48             name="axil_wready_i",
49             width=1,
50             descr="Write channel ready.",
51         ),
52         iob_signal(
53             name="axil_bresp_i",
54             width=RESP_W,
55             descr="Write response channel response.",
56         ),
57         iob_signal(
58             name="axil_bvalid_i",
59             width=1,
60             descr="Write response channel valid.",
61         ),
62         iob_signal(
63             name="axil_bready_o",
64             width=1,
65             descr="Write response channel ready.",
66         ),
67     ]
68     return signals

```

[View Source](#)

It has the configurable widths:

- ADDR\_W
- DATA\_W
- PROT\_W
- RESP\_W

The AXI Lite interface also supports the the following 'params':

- prot: Include "prot" signal

For example, to add an AXI Lite port to a core, add the following python dictionary to the core's ports list:

```
1 {  
2     "name": "example_port_m",  
3     "descr": "AXI Lite manager port",  
4     "signals": {  
5         "type": "axil",  
6         "ADDR_W": 32,  
7         "DATA_W": 32,  
8         "PROT_W": 3,  
9         "RESP_W": 2,  
10    },  
11 },
```

## AXI

The AXI interface uses the 'get\_axi\_ports' function of the [if\\_gen.py](#) script.

```
1 def get_axi_ports(params: str = None):
2     return get_axi_read_ports(params=params) +
       get_axi_write_ports(params=params)
```

### [View Source](#)

```
1 def get_axi_read_ports(params: str = None):
2     axil_read = get_axil_read_ports(params=params)
3
4     for port in axil_read:
5         port.name = port.name.replace("axil", "axi")
6
7     return axil_read + [
8         iob_signal(
9             name="axi_arid_o",
10            width=ID_W,
11            descr="Address read channel ID.",
12        ),
13        iob_signal(
14            name="axi_arlen_o",
15            width=LEN_W,
16            descr="Address read channel burst length.",
17        ),
18        iob_signal(
19            name="axi_arsize_o",
20            width=SIZE_W,
21            descr="Address read channel burst size. This signal
22                  indicates the size of each transfer in the burst."
23        ),
24        iob_signal(
25            name="axi_arburst_o",
26            width=BURST_W,
27            descr="Address read channel burst type.",
28        ),
29        iob_signal(
30            name="axi_arlock_o",
31            width=LOCK_W,
32            descr="Address read channel lock type.",
33        ),
34        iob_signal(
35            name="axi_arcache_o",
36            width=CACHE_W,
```

```

36         descr="Address read channel memory type. Set to 0000
           if manager output; ignored if subordinate input.",
37     ),
38     iob_signal(
39         name="axi_arqos_o",
40         width=QOS_W,
41         descr="Address read channel quality of service.",
42     ),
43     iob_signal(
44         name="axi_rid_i",
45         width=ID_W,
46         descr="Read channel ID.",
47     ),
48     iob_signal(
49         name="axi_rlast_i",
50         width=1,
51         descr="Read channel last word.",
52     ),
53 ]

```

### [View Source](#)

```

1 def get_axi_write_ports(params: str = None):
2     axil_write = get_axil_write_ports(params=params)
3
4     for port in axil_write:
5         port.name = port.name.replace("axil", "axi")
6
7     return axil_write + [
8         iob_signal(
9             name="axi_awid_o",
10            width=ID_W,
11            descr="Address write channel ID.",
12        ),
13        iob_signal(
14            name="axi_awlen_o",
15            width=LEN_W,
16            descr="Address write channel burst length.",
17        ),
18        iob_signal(
19            name="axi_awsz_o",
20            width=SIZE_W,
21            descr="Address write channel burst size. This signal
                   indicates the size of each transfer in the burst."
22        ),
23        iob_signal(

```



```

24         name="axi_awburst_o",
25         width=BURST_W,
26         descr="Address write channel burst type.",
27     ),
28     iob_signal(
29         name="axi_awlock_o",
30         width=LOCK_W,
31         descr="Address write channel lock type.",
32     ),
33     iob_signal(
34         name="axi_awcache_o",
35         width=CACHE_W,
36         descr="Address write channel memory type. Set to 0000
                if manager output; ignored if subordinate input."
37     ),
38     iob_signal(
39         name="axi_awqos_o",
40         width=QOS_W,
41         descr="Address write channel quality of service.",
42     ),
43     iob_signal(
44         name="axi_wlast_o",
45         width=1,
46         descr="Write channel last word flag.",
47     ),
48     iob_signal(
49         name="axi_bid_i",
50         width=ID_W,
51         descr="Write response channel ID.",
52     ),
53 ]

```

### [View Source](#)

The AXI interface extends configurable widths of the AXI Lite interface, with the following additions:

- ID\_W
- SIZE\_W
- BURST\_W
- LOCK\_W
- CACHE\_W
- QOS\_W

- LEN\_W

The AXI interface supports the same 'params' as the AXI Lite interface.

For example, to add an AXI port to a core, add the following python dictionary to the core's ports list:

```
1 {  
2     "name": "example_port_m",  
3     "descr": "AXI manager port",  
4     "signals": {  
5         "type": "axi",  
6         "ADDR_W": 32,  
7         "DATA_W": 32,  
8         "PROT_W": 3,  
9         "RESP_W": 2,  
10        "ID_W": 4,  
11        "SIZE_W": 3,  
12        "BURST_W": 2,  
13        "LOCK_W": 2,  
14        "CACHE_W": 4,  
15        "QOS_W": 4,  
16        "LEN_W": 8,  
17    },  
18 },
```

## APB

The APB interface uses the 'get\_apb\_ports' function of the [if\\_gen.py](#) script.

```

1 def get_apb_ports():
2     return [
3         iob_signal(
4             name="apb_addr_o",
5             width=ADDR_W,
6             descr="Byte address of the transfer.",
7         ),
8         iob_signal(
9             name="apb_sel_o",
10            width=1,
11            descr="Subordinate select.",
12        ),
13        iob_signal(
14            name="apb_enable_o",
15            width=1,
16            descr="Enable. Indicates the number of clock cycles
17                  of the transfer.",
18        ),
19        iob_signal(
20            name="apb_write_o",
21            width=1,
22            descr="Write. Indicates the direction of the
23                  operation.",
24        ),
25        iob_signal(
26            name="apb_wdata_o",
27            width=DATA_W,
28            descr="Write data.",
29        ),
30        iob_signal(
31            name="apb_wstrb_o",
32            width=try_math_eval(f"{DATA_W}/{DATA_SECTION_W}"),
33            descr="Write strobe.",
34        ),
35        iob_signal(
36            name="apb_rdata_i",
37            width=DATA_W,
38            descr="Read data.",
39        ),
40        iob_signal(
41            name="apb_ready_i",
42            width=1,
43            descr="Ready. Indicates the end of a transfer.",
44        ),
45    ]

```

43 ]

[View Source](#)

The APB interface has the configurable widths:

- ADDR\_W
- DATA\_W

For example, to add an APB port to a core, add the following python dictionary to the core's ports list:

```
1 {  
2     "name": "example_port_m",  
3     "descr": "APB manager port",  
4     "signals": {  
5         "type": "apb",  
6         "ADDR_W": 32,  
7         "DATA_W": 32,  
8     },  
9 },
```

## AHB

The AHB interface uses the 'get\_ahb\_ports' function of the [if\\_gen.py](#) script.

```

1 def get_ahb_ports():
2     return [
3         iob_signal(
4             name="ahb_addr_o",
5             width=ADDR_W,
6             descr="Byte address of the transfer.",
7         ),
8         iob_signal(
9             name="ahb_burst_o",
10            width=AHB_BURST_W,
11            descr="Burst size.",
12        ),
13        iob_signal(
14            name="ahb_mastlock_o",
15            width=1,
16            descr="Current transfer is locked sequence.",
17        ),
18        iob_signal(
19            name="ahb_prot_o",
20            width=AHB_PROT_W,
21            descr="Byte address of the transfer.",
22        ),
23        iob_signal(
24            name="ahb_size_o",
25            width=SIZE_W,
26            descr="Size of transfer.",
27        ),
28        iob_signal(
29            name="ahb_trans_o",
30            width=AHB_TRANS_W,
31            descr="Transfer type.",
32        ),
33        iob_signal(
34            name="ahb_wdata_o",
35            width=DATA_W,
36            descr="Write data.",
37        ),
38        iob_signal(
39            name="ahb_wstrb_o",
40            width=try_math_eval(f"{DATA_W}/{8}"),
41            descr="Write strobe.",
42        ),
43        iob_signal(
44            name="ahb_write_o",

```

```

45         width=1,
46         descr="Transfer direction: (1) Write; (0) Read.",
47     ),
48     iob_signal(
49         name="ahb_rdata_i",
50         width=DATA_W,
51         descr="Read data.",
52     ),
53     iob_signal(
54         name="ahb_readyout_i",
55         width=1,
56         descr="Transfer finished on the bus.",
57     ),
58     iob_signal(
59         name="ahb_resp_i",
60         width=1,
61         descr="Transfer response: (0) Okay; (1) Error.",
62     ),
63     iob_signal(
64         name="ahb_sel_o",
65         width=1,
66         descr="Subordinate select.",
67     ),
68 ]

```

### [View Source](#)

The AHB interface has the configurable widths:

- ADDR\_W
- DATA\_W
- BURST\_W
- PROT\_W
- SIZE\_W
- TRANS\_W

For example, to add an AHB port to a core, add the following python dictionary to the core's ports list:

```

1 {
2     "name": "example_port_m",
3     "descr": "AHB manager port",
4     "signals": {
5         "type": "ahb",

```

```
6         "ADDR_W" : 32 ,
7         "DATA_W" : 32 ,
8         "BURST_W" : 3 ,
9         "PROT_W" : 4 ,
10        "SIZE_W" : 3 ,
11        "TRANS_W" : 2 ,
12    },
13 },
```

## Wishbone

The Wishbone interface uses the 'get\_wb\_ports' function of the [if\\_gen.py](#) script.

```
1 def get_wb_ports():
2     ports = [
3         iob_signal(
4             name="wb_dat_i",
5             width=DATA_W,
6             descr="Data input.",
7         ),
8         iob_signal(
9             name="wb_datout_o",
10            width=DATA_W,
11            descr="Data output.",
12        ),
13        iob_signal(
14            name="wb_ack_i",
15            width=1,
16            descr="Acknowledge input. Indicates normal
17                  termination of a bus cycle.",
18        ),
19        iob_signal(
20            name="wb_adr_o",
21            width=ADDR_W,
22            descr="Address output. Passes binary address.",
23        ),
24        iob_signal(
25            name="wb_cyc_o",
26            width=1,
27            descr="Cycle output. Indicates a valid bus cycle.",
28        ),
29        iob_signal(
30            name="wb_sel_o",
31            width=try_math_eval(f"{DATA_W}/{DATA_SECTION_W}"),
32            descr="Select output. Indicates where valid data is
33                  expected on the data bus.",
34        ),
35        iob_signal(
36            name="wb_stb_o",
37            width=1,
38            descr="Strobe output. Indicates valid access.",
39        ),
40        iob_signal(
41            name="wb_we_o",
42            width=1,
43            descr="Write enable. Indicates write access.",
44        ),
45    ]
```



```
43     ]
44
45     return ports
```

### [View Source](#)

The Wishbone interface has the configurable widths:

- ADDR\_W
- DATA\_W

For example, to add an Wishbone port to a core, add the following python dictionary to the core's ports list:

```
1 {
2     "name": "example_port_m",
3     "descr": "Wishbone manager port",
4     "signals": {
5         "type": "wb",
6         "ADDR_W": 32,
7         "DATA_W": 32,
8     },
9 },
```

## IOb Native

The IOb Native interface is an open source interface developed by IObundle. It simplifies the connections between core components due to its reduced amount of signals when compared to other standard interfaces. The Py2HWSW core library 4.8 provides core's to convert between the IOb and other standard interfaces. A description of the IOb interface is available at: [https://github.com/IObundle/py2hwsw/blob/main/py2hwsw/lib/hardware/buses/iob\\_tasks/README.md](https://github.com/IObundle/py2hwsw/blob/main/py2hwsw/lib/hardware/buses/iob_tasks/README.md)

The IOb interface uses the 'get\_iob\_ports' function of the `if_gen.py` script.

```

1 def get_iob_ports():
2     return [
3         iob_signal(
4             name="iob_valid_o",
5             width=1,
6             descr="Request address is valid.",
7         ),
8         iob_signal(
9             name="iob_addr_o",
10            width=ADDR_W,
11            descr="Address.",
12        ),
13        iob_signal(
14            name="iob_wdata_o",
15            width=DATA_W,
16            descr="Write data.",
17        ),
18        iob_signal(
19            name="iob_wstrb_o",
20            width=try_math_eval(f"{DATA_W}/{DATA_SECTION_W}"),
21            descr="Write strobe.",
22        ),
23        iob_signal(
24            name="iob_rvalid_i",
25            width=1,
26            descr="Read data valid.",
27        ),
28        iob_signal(
29            name="iob_rdata_i",
30            width=DATA_W,
31            descr="Read data.",
32        ),
33        iob_signal(
34            name="iob_ready_i",
35            width=1,
36            descr="Interface ready.",
37        ),

```

```

38         iob_signal(
39             name="iob_rready_o",
40             width=1,
41             descr="Read data ready.",
42         ),
43     ]

```

## View Source

The IOb interface has the configurable widths:

- ADDR\_W
- DATA\_W

For example, to add an IOb port to a core, add the following python dictionary to the core's ports list:

```

1 {
2     "name": "example_port_m",
3     "descr": "IOb manager port",
4     "signals": {
5         "type": "iob",
6         "ADDR_W": 32,
7         "DATA_W": 32,
8     },
9 },

```

## 4.7 Special cases

Most of the cores provided by the py2hws's library are built using the standard interfaces mentioned in section 3.4.

However, there are some cores that due to limitations of the standard interfaces, rely instead on internal py2hws methods for extra features. The following list describes the cores that don't rely solely on the standard interfaces.

- **iob\_system**: This core uses the 'is\_system' attribute to enable an internal py2hws method that automatically fixes the address widths of the cbus interfaces of the system's peripherals.
- **iob\_csrs**: The py2hws tool contains an internal method to automatically search for the "iob\_csrs" subblock and insert a "<prefix>\_cbus\_s" port on the instantiator core of this subblock. It then connects this newly created "<prefix>\_cbus\_s" port of the instantiator core to the iob\_csrs "control\_if\_s" port. The '<prefix>' is replaced by instance name of iob\_csrs subblock.

## 4.8 Core library

The Py2HWSW framework includes a [library of cores](#) ready for use.

Name	Directory
iob_alt_iobuf	hardware/altera/iob_alt_iobuf
iob_altddio_in	hardware/altera/iob_altddio_in
iob_altddio_out	hardware/altera/iob_altddio_out
iob_altera_alt_ddr3	hardware/altera/iob_altera_alt_ddr3
iob_altera_clk_buf_altclkctrl	hardware/altera/iob_altera_clk_buf_altclkctrl
iob_altera_ddio_out_clkbuf	hardware/altera/iob_altera_ddio_out_clkbuf
iob_xilinx_axi_interconnect	hardware/amd/iob_xilinx_axi_interconnect
iob_xilinx_clock_wizard	hardware/amd/iob_xilinx_clock_wizard
iob_xilinx_ddr4_ctrl	hardware/amd/iob_xilinx_ddr4_ctrl
iob_xilinx_ibufg	hardware/amd/iob_xilinx_ibufg
iob_xilinx_oddre1	hardware/amd/iob_xilinx_oddre1
iob_acc	hardware/arith_logic/accumulators/iob_acc
iob_acc_ld	hardware/arith_logic/accumulators/iob_acc_ld
iob_counter	hardware/arith_logic/counter/iob_counter
iob_counter_ld	hardware/arith_logic/counter/iob_counter_ld
iob_modcnt	hardware/arith_logic/counter/iob_modcnt
iob_div_pipe	hardware/arith_logic/div/iob_div_pipe
iob_div_slice	hardware/arith_logic/div/iob_div_pipe/hardware/modules/iob_div_slice
iob_div_subshift	hardware/arith_logic/div/iob_div_subshift
iob_div_subshift_frac	hardware/arith_logic/div/iob_div_subshift_frac
iob_div_subshift_signed	hardware/arith_logic/div/iob_div_subshift_signed
iob_add	hardware/arith_logic/iob_add
iob_add2	hardware/arith_logic/iob_add2
iob_ctls	hardware/arith_logic/iob_ctls
iob_diff	hardware/arith_logic/iob_diff
iob_edge_detect	hardware/arith_logic/iob_edge_detect
iob_fp_add	hardware/arith_logic/iob_fp/iob_fp_add
iob_fp_clz	hardware/arith_logic/iob_fp/iob_fp_clz
iob_fp_cmp	hardware/arith_logic/iob_fp/iob_fp_cmp
iob_fp_div	hardware/arith_logic/iob_fp/iob_fp_div
iob_fp_dq	hardware/arith_logic/iob_fp/iob_fp_dq
iob_fp_float2int	hardware/arith_logic/iob_fp/iob_fp_float2int
iob_fp_float2uint	hardware/arith_logic/iob_fp/iob_fp_float2uint
iob_fp_fpu	hardware/arith_logic/iob_fp/iob_fp_fpu
iob_fp_int2float	hardware/arith_logic/iob_fp/iob_fp_int2float
iob_fp_minmax	hardware/arith_logic/iob_fp/iob_fp_minmax
iob_fp_mul	hardware/arith_logic/iob_fp/iob_fp_mul
iob_fp_round	hardware/arith_logic/iob_fp/iob_fp_round
iob_fp_special	hardware/arith_logic/iob_fp/iob_fp_special
iob_fp_sqrt	hardware/arith_logic/iob_fp/iob_fp_sqrt

Name	Directory
iob_fp_uint2float	hardware/arith_logic/iob_fp/iob_fp_uint2float
iob_functions	hardware/arith_logic/iob_functions
iob_int_sqrt	hardware/arith_logic/iob_int_sqrt
iob_prio_enc	hardware/arith_logic/iob_prio_enc
iob_xor	hardware/arith_logic/iob_xor
iob_2to1mux	hardware/basic_tests/iob_2to1mux
iob_and	hardware/basic_tests/iob_and
iob_aoi	hardware/basic_tests/iob_aoi
iob_aoi_tester	hardware/basic_tests/iob_aoi/iob_aoi_tester
iob_csrs_demo	hardware/basic_tests/iob_csrs_demo
iob_fsm3	hardware/basic_tests/iob_fsm3
iob_fsm_defaults	hardware/basic_tests/iob_fsm_defaults
iob_inv	hardware/basic_tests/iob_inv
iob_or	hardware/basic_tests/iob_or
iob_rom_acc	hardware/basic_tests/iob_rom_acc
iob_address_translator	hardware/buses/iob_address_translator
iob_apb2iob	hardware/buses/iob_apb2iob
iob_arbiter	hardware/buses/iob_arbiter
iob_asym_converter	hardware/buses/iob_asym_converter
iob_axi2axil	hardware/buses/iob_axi2axil
iob_axi2iob	hardware/buses/iob_axi2iob
iob_axi_crossbar	hardware/buses/iob_axi_crossbar
iob_axi_full_xbar	hardware/buses/iob_axi_full_xbar
iob_axi_interconnect	hardware/buses/iob_axi_interconnect
iob_axi_interconnect_wrapper	hardware/buses/iob_axi_interconnect_wrapper
iob_axi_merge	hardware/buses/iob_axi_merge
iob_axi_split	hardware/buses/iob_axi_split
iob_axil2iob	hardware/buses/iob_axil2iob
iob_axil_split	hardware/buses/iob_axil_split
iob_axis2axi	hardware/buses/iob_axis2axi
iob_axis2axi_in	hardware/buses/iob_axis2axi/submodules/iob_axis2axi_in
iob_axis2axi_out	hardware/buses/iob_axis2axi/submodules/iob_axis2axi_out
iob_axis2fifo	hardware/buses/iob_axis2fifo
iob_axis_tasks	hardware/buses/iob_axis_tasks
iob_bus_demux	hardware/buses/iob_bus_demux
iob_bus_width_converter	hardware/buses/iob_bus_width_converter
iob_demux	hardware/buses/iob_demux
iob_fifo2axis	hardware/buses/iob_fifo2axis
iob_iob2apb	hardware/buses/iob_iob2apb
iob_iob2axi	hardware/buses/iob_iob2axi
iob_iob2axi_read	hardware/buses/iob_iob2axi/submodules/iob_iob2axi_read
iob_iob2axi_write	hardware/buses/iob_iob2axi/submodules/iob_iob2axi_write
iob_iob2axil	hardware/buses/iob_iob2axil
iob_iob2wishbone	hardware/buses/iob_iob2wishbone

Name	Directory
iob_merge	hardware/buses/iob_merge
iob_mux	hardware/buses/iob_mux
iob_reverse	hardware/buses/iob_reverse
iob_split	hardware/buses/iob_split
iob_tasks	hardware/buses/iob_tasks
iob_wishbone2iob	hardware/buses/iob_wishbone2iob
iob_axis2ahb	hardware/buses/iob_axis2ahb
iob_clkbuf	hardware/clocks_resets/iob_clkbuf
iob_clkmux	hardware/clocks_resets/iob_clkmux
iob_clock	hardware/clocks_resets/iob_clock
iob_pulse_gen	hardware/clocks_resets/iob_pulse_gen
iob_pulse_gen_tester	hardware/clocks_resets/iob_pulse_gen/iob_pulse_gen_tester
iob_reset	hardware/clocks_resets/iob_reset
iob_bfifo	hardware/fifo/iob_bfifo
iob_fifo_async	hardware/fifo/iob_fifo_async
iob_fifo_sync	hardware/fifo/iob_fifo_sync
iob_gray2bin	hardware/fifo/iob_gray2bin
iob_gray_counter	hardware/fifo/iob_gray_counter
iob_csrs	hardware/iob_csrs
iob_iobuf	hardware/iob_iobuf
iob_axi_ram	hardware/memories/iob_axi_ram
iob_memwrapper	hardware/memories/iob_memwrapper
iob_ram_2p	hardware/memories/ram/iob_ram_2p
iob_ram_at2p	hardware/memories/ram/iob_ram_at2p
iob_ram_atdp	hardware/memories/ram/iob_ram_atdp
iob_ram_atdp_be	hardware/memories/ram/iob_ram_atdp_be
iob_ram_sp	hardware/memories/ram/iob_ram_sp
iob_ram_sp_be	hardware/memories/ram/iob_ram_sp_be
iob_ram_sp_se	hardware/memories/ram/iob_ram_sp_se
iob_ram_t2p	hardware/memories/ram/iob_ram_t2p
iob_ram_t2p_be	hardware/memories/ram/iob_ram_t2p_be
iob_ram_t2p_tiled	hardware/memories/ram/iob_ram_t2p_tiled
iob_ram_tdp	hardware/memories/ram/iob_ram_tdp
iob_ram_tdp_be	hardware/memories/ram/iob_ram_tdp_be
iob_ram_tdp_be_xil	hardware/memories/ram/iob_ram_tdp_be_xil
iob_regfile_2p	hardware/memories/regfile/iob_regfile_2p
iob_regfile_at2p	hardware/memories/regfile/iob_regfile_at2p
iob_regfile_sp	hardware/memories/regfile/iob_regfile_sp
iob_rom_2p	hardware/memories/rom/iob_rom_2p
iob_rom_atdp	hardware/memories/rom/iob_rom_atdp
iob_rom_sp	hardware/memories/rom/iob_rom_sp
iob_rom_tdp	hardware/memories/rom/iob_rom_tdp
iob_ahb_ram	hardware/memories/iob_ahb_ram
iob_reg	hardware/registers/iob_reg

Name	Directory
iob_pack	hardware/shifters/iob_pack
iob_piso_reg	hardware/shifters/iob_piso_reg
iob_shift_reg	hardware/shifters/iob_shift_reg
iob_sipo_reg	hardware/shifters/iob_sipo_reg
iob_unpack	hardware/shifters/iob_unpack
iob_f2s_1bit_sync	hardware/synchronizers/iob_f2s_1bit_sync
iob_neg2posedge_sync	hardware/synchronizers/iob_neg2posedge_sync
iob_reset_sync	hardware/synchronizers/iob_reset_sync
iob_sync	hardware/synchronizers/iob_sync
iob_system	iob_system
iob_system_iob_cyclonev_gt_dk	iob_system/hardware/fpga/quartus/iob_cyclonev_gt_dk/iob_system_iob_cyclonev_gt_dk
iob_system_iob_aes_ku040_db_g	iob_system/hardware/fpga/vivado/iob_aes_ku040_db_g/iob_system_iob_aes_ku040_db_g
iob_system_iob_basys3	iob_system/hardware/fpga/vivado/iob_basys3/iob_system_iob_basys3
iob_system_iob_zybo_z7	iob_system/hardware/fpga/vivado/iob_zybo_z7/iob_system_iob_zybo_z7
iob_system_sim	iob_system/hardware/simulation/iob_system_sim
iob_system_syn	iob_system/hardware/syn/iob_system_syn
iob_system_tester	iob_system/iob_system_tester
iob_vexriscv	iob_system/submodules/iob_vexriscv
iob_axistream_in	peripherals/iob_axistream_in
iob_axistream_in_sim	peripherals/iob_axistream_in/hardware/simulation/iob_axistream_in_sim
iob_axistream_out	peripherals/iob_axistream_out
iob_gpio	peripherals/iob_gpio
iob_nco	peripherals/iob_nco
iob_nco_sync	peripherals/iob_nco/hardware/modules/iob_nco_sync
iob_regfileif	peripherals/iob_regfileif
iob_nativebridgeif_setup	peripherals/iob_regfileif/iob_nativebridgeif_wrappper
mkregsregfileif	peripherals/iob_regfileif/software/python
iobnativebridge	peripherals/iob_regfileif/software/python
iob_timer	peripherals/iob_timer
iob_timer_core	peripherals/iob_timer/hardware/iob_timer_core
iob_uart	peripherals/iob_uart
iob_uart_core	peripherals/iob_uart/hardware/iob_uart_core
iob_uart_sim	peripherals/iob_uart/hardware/simulation/iob_uart_sim
iob_uart_tester	peripherals/iob_uart/iob_uart_tester
iob_bootrom	peripherals/iob_bootrom
iob_printf	software/iob_printf
iob_str	software/iob_str

Table 3: Table of cores available in the library of the Py2HWSW framework. The *Directory* column is the path to the core's setup directory, relative to the Py2HWSW lib directory `py2hwsw/lib/`.

Table 3 lists the cores available in the Py2HWSW framework's core library.



Each core contains its own user guide, which can be built using the following commands:

```
1 py2hws <core_name> setup
2 make -C ../<core_name>_V<core_version>/ doc-build
3 xdg-open ../<core_name>_V<core_version>/document/ug.pdf
```

## 5 How To Use

### 5.1 Setup

To set up a core with Py2HWSW, you'll need to have Nix installed on your system. You can download and install Nix from the official Nix website. Once Nix is installed, you can clone the Py2HWSW repository using the command `git clone --recursive git@github.com:IObundle/py2hws`.

Next, navigate to the Py2HWSW directory and run the command `nix-shell` to enter the Nix-shell environment. This will ensure that all dependencies required by Py2HWSW are installed and available.

To set up a core, you can use the command:

```
1 nix-shell --run "py2hws $(CORE) setup --build_dir '$(BUILD_DIR)'
   --py_params 'param1=param1_val:param2=param2_val'"
```

This command will generate the necessary files and directories for your core in the specified build directory.

You can customize the setup process by passing additional options to the `py2hws` command. For example, you can disable format and linting checks by adding the options `--no_verilog_lint` and `--no_verilog_format` to the command.

Here's an example of a setup directory structure:

```
mycore/
  mycore.py
  hardware/
    src/
      mycore.v
```

In this example, the `mycore.py` file contains the core description, and the `hardware/src` directory contains the Verilog source files for the core.

In some cases, the Verilog source file (`mycore.v`) may not be necessary, as the `mycore.py` file can describe the entire core, including its ports, wires, components, and even custom Verilog code. This allows for a high degree of flexibility and customization, as users can define their core's architecture and behavior entirely within the Python description file.



The Python description is particularly useful because it enables the creation of higher-level abstractions, making it easier to design and work with complex hardware components. Additionally, the use of Python parameters allows for dynamic modification of cores, enabling users to easily customize and adapt their designs to different use cases and applications.

To set up this core, you would run the command:

```
1 nix-shell --run "py2hwsw mycore setup --build_dir './build' --  
   py_params 'param1=param1_val:param2=param2_val'"
```

This would generate the necessary files and directories for the core in the `./build` directory.

Note that you can customize the setup process to fit your specific needs by modifying the core description, Verilog source files, and setup command options.

## 5.2 Simulation

To simulate a core using Py2HWSW, you can use the `make sim-run` command inside the generated build directory. This command will run the simulation using the default simulator (Icarus Verilog). You can specify the simulator to be used using the `SIMULATOR` variable.

For example, to simulate the core using Verilator, you can run the command `make sim-run SIMULATOR=verilator` inside the core's build directory. This will compile the testbench and run the simulation, displaying the output on the console.

Py2HWSW also provides a universal Verilator testbench that can be used to simulate IP cores. The testbench behaves like a processor reading and writing to the core's control and status registers (CSRs), allowing for easy testing and verification of the core's functionality.

You can customize the simulation process by modifying the testbench and simulation parameters, such as the simulation time, input stimuli, and output signals to be monitored. Additionally, you can use other simulators, such as VCS or QuestaSim, by specifying the corresponding simulator variable.

Some cores in the Py2HWSW library also include a tester that can be used to verify their functionality. Examples of such cores include `iob_aoi`, `iob_pulse_gen`, and `iob_system`. These testers can be run along with the core to test its behavior and ensure that it is working as expected.

To run the tester, simply navigate to the tester's build directory, usually located inside the core's build directory in a folder named `<core_name>_tester/`, and run the command `make sim-run`. This will compile and run the tester, allowing you to verify the core's functionality and debug any issues that may arise. By providing these testers, Py2HWSW makes it easier to develop and test complex hardware components, and ensures that the cores in the library are reliable and functional.

## 5.3 End to End Examples

This section provides three end-to-end examples of using Py2HWSW to generate and verify digital hardware cores. The examples cover the `iob_aoi`, `iob_pulse_gen`, and `iob_soc` cores, showcasing the automation of Verilog module generation from attributes.

### 5.3.1 iob\_aoi Example

The `iob_aoi` core is a simple example that combines an AND, OR, and invert logic gates. The core's attributes are defined in the `iob_aoi.py` file, available at [https://github.com/IObundle/py2hwsw/tree/main/py2hwsw/lib/hardware/basic\\_tests/iob\\_aoi](https://github.com/IObundle/py2hwsw/tree/main/py2hwsw/lib/hardware/basic_tests/iob_aoi). To generate the `iob_aoi` core, follow these steps:

1. Create or modify the `iob_aoi.py` file to set the attributes of the core, describing how it should be generated using the Py2HWSW standard core dictionary interface.
2. Optionally, add more files to the setup directory as needed, such as manual Verilog sources or templates, scripts, or software.
3. Call the Py2HWSW setup process using the command:

```
1 nix-shell --run "py2hwsw iob_aoi setup --build_dir '$(BUILD_DIR)'"
```

4. The generated build directory contains all the Verilog sources, Makefile, and configurations to run the core in various flows (simulation, FPGA).
5. To run the core in simulation, call the command: `make sim-run` from the build directory.

### 5.3.2 iob\_pulse\_gen Example

The `iob_pulse_gen` core is used to generate signal pulses with configurable start and duration. The core's attributes are defined in the `iob_pulse_gen.py` file, available at [https://github.com/IObundle/py2hwsw/blob/main/py2hwsw/lib/hardware/clocks\\_resets/iob\\_pulse\\_gen/iob\\_pulse\\_gen.py](https://github.com/IObundle/py2hwsw/blob/main/py2hwsw/lib/hardware/clocks_resets/iob_pulse_gen/iob_pulse_gen.py). To generate the `iob_pulse_gen` core, follow these steps:

1. Create or modify the `iob_pulse_gen.py` file to set the attributes of the core, describing how it should be generated using the Py2HWSW standard core dictionary interface.
2. Optionally, add more files to the setup directory as needed, such as manual Verilog sources or templates, scripts, or software.
3. Call the Py2HWSW setup process using the command:

```
1 nix-shell --run "py2hwsw iob_pulse_gen setup --build_dir '$(BUILD_DIR)'"
```

4. The generated build directory contains all the Verilog sources, Makefile, and configurations to run the core in various flows (simulation, FPGA).
5. To run the core in simulation, call the command: `make sim-run` from the build directory.

### 5.3.3 iob\_soc Example

The `iob_soc` core is a more complex example used to create a system on chip. The core's attributes are defined in the `iob_soc.py` file, available at <https://github.com/IObundle/iob-soc>. The `iob_soc.py` file supports high-level Python parameters that allow configuring main SoC components like the CPU, memories, and peripherals. To generate the `iob_soc` core, follow these steps:

1. Create or modify the `iob_soc.py` file to set the attributes of the core, describing how it should be generated using the Py2HWSW standard core dictionary interface.
2. Optionally, add more files to the setup directory as needed, such as manual Verilog sources or templates, scripts, or software.
3. Call the Py2HWSW setup process using the command:

```
nix-shell --run "py2hwsw iob_soc setup --build_dir '$(BUILD_DIR)'"
```

4. The generated build directory contains all the Verilog sources, Makefile, and configurations to run the core in various flows (simulation, FPGA).
5. To run the core in simulation, call the command: `make sim-run` from the build directory.

These examples demonstrate the automation of Verilog module generation from attributes using Py2HWSW, showcasing the flexibility and ease of use of the framework.

## 5.4 Customizing Py2HWSW

Py2HWSW allows users to customize its behavior and core generation process. When running cores directly from the cloned Py2HWSW repository, users can modify the cores or Py2HWSW scripts for debugging purposes.

The Py2HWSW repository contains several main folders, including `lib`, `scripts`, and generic folders.

```
.
├── py2hwsw
│   ├── <py2 generic folders>
│   ├── lib
│   └── scripts
```

The `py2hws` folder contains generic folders that are copied to every core build directory set up via Py2HWSW. These folders include standard Makefiles, FPGA board constraints, simulator dependencies, and other essential files.

To override the default files, users can create a file with the same name in their core's setup directory. For example, to override the default `py2hws/document/tsrc/sim_desc.tex`, create a new `document/tsrc/sim_desc.tex` in the core's setup directory. Py2HWSW will first copy the generic default file to the build directory and then copy the core files from the setup directory, overriding the default file.

The `lib` directory contains a library of cores provided by Py2HWSW. These cores are intended to be bug-free and do not typically require modifications. However, if users need to modify a core for their project, they can copy the corresponding core's setup directory to a subfolder in their project directory. Py2HWSW will use the first core it finds with the required name, so users can create custom modifications to the core specific to their project.

For example, to modify the `iob_and` core, copy its folder from the Py2HWSW repository and place it in the user's project directory. When calling Py2HWSW from the project directory, it will find the copied `iob_and` folder first and use it to generate the `iob_and` core.

The `scripts` folder contains the Python scripts that make up the Py2HWSW tool. These scripts are typically only modified by developers, as they directly change the Py2HWSW program's behavior. However, users can modify these scripts for quick bug fixes or to add custom functionality.

By customizing Py2HWSW, users can tailor the tool to their specific needs and create custom cores and workflows. This flexibility allows users to adapt Py2HWSW to their project's requirements and create complex digital designs with ease.

## 5.5 Troubleshooting

When encountering errors during the setup process with Py2HWSW, there are several steps you can take to diagnose and resolve the issue.

### 5.5.1 Error Messages

The main error message is usually printed in red color and provides information on where the issue originates, often due to a misconfiguration in the provided core dictionary. The traceback that follows is more useful for Py2HWSW developers, as it contains information on which Py2HWSW function has thrown the error.

### 5.5.2 Debugging Options

If more information is required to troubleshoot the issue, you can use the following options:

- The `--debug_level` flag: When calling `py2hws` with the `--debug_level` flag, you can print debug messages during the setup process. The higher the debug level, the more messages are printed.
- Adding print statements: You can add print statements in your own core's `.py` file to understand when the script is being called and what contents it contains.
- Modifying Py2HWSW scripts: Adding print statements to the Py2HWSW main scripts can also be useful, but this requires understanding the inner workings of Py2HWSW and is usually reserved for developers.

### 5.5.3 Build Process Errors

If the Py2HWSW setup process completes successfully, but the build process for a flow from the build directory gives errors (e.g., calling the Makefile from the build directory for simulation), follow these steps:

1. Check the generated Verilog sources: Verify that the contents of the generated Verilog sources are as intended.
2. Check tool-specific files: If the error message is simulator/tool-specific and does not seem related to the Verilog sources, check the constraints files, Makefiles, and other tool-specific files to determine where the issue originates.

### 5.5.4 Overriding Py2HWSW Generated Files

If you need to modify a Py2HWSW generated file, you can override it by creating a new file with the same name in your core's setup directory. This allows you to customize the generated files to suit your specific needs.

By following these troubleshooting steps, you should be able to identify and resolve issues that arise during the setup and build process with Py2HWSW.