# **IOB-UART**, a RISC-V UART

User Guide, V0.1, Build beb12b7



February 8, 2022

#### IOB-UART, a RISC-V UART

USER GUIDE, VO.1, BUILD BEB12B7





### **Contents**

1	Intro	oduction	5
2	Sym	nbol	5
3	Feat	tures	5
4	Ben	efits	6
5	Deli	verables	6
6	Bloc	ck Diagram and Description	6
7	Inte	rface Signals	7
8	Soft	ware Accessible Registers	8
9	Imp	lementation Results	9
L	ist d	of Tables	
	1	Block descriptions	7
	2	General interface signals	7
	3	RS232 Interface Signals	8
	4	CPU Native Slave Interface Signals	8
	5	UART software accessible registers	8
	6	FPGA results for Kintex Ultrascale (left) and Cyclone V GT (right).	9
L	ist d	of Figures	
	1	IP core symbol	5
	2	High-level block diagram	7

#### IOB-UART, a RISC-V UART

USER GUIDE, VO.1, BUILD BEB12B7





#### 1 Introduction

The IObundle UART is a RISC-V-based Peripheral written in Verilog, which users can download for free, modify, simulate and implement in FPGA or ASIC. It is written in Verilog and includes a C software driver. The IObundle UART is a very compact IP that works at high clock rates if needed. It supports full-duplex operation and a configurable baud rate. The IObundle UART has a fixed configuration for the Start and Stop bits. More flexible licensable commercial versions are available upon request.

#### 2 Symbol




Figure 1: IP core symbol.

#### 3 Features

- Supported in IObundle's RISC-V IOb-SoC open-source and free of charge template.
- IObundle's IOb-SoC native CPU interface.
- · Verilog basic UART implementation.
- · Soft reset and enable functions.
- · Runtime configurable baud rate
- · C software driver at the bare-metal level.
- Simple Verilog testbench for the IP's nucleus.
- System-level Verilog testbench available when simulating the IP embedded in IOb-SoC.
- Simulation Makefile for the open-source and free of charge Icarus Verilog simulator.
- FPGA synthesis and implementation scripts for two FPGA families from two FPGA vendors.
- · Automated creation of FPGA netlists
- Automated production of documentation using the open-source and free Latex framework.



- IP data automatically extracted from FPGA tool logs to include in documents.
- Makefile tree for full automation of simulation, FPGA implementation and document production.
- AXI4 Lite CPU interface (premium option).
- · Parity bits (premium option).

#### 4 Benefits

- · Compact and easy to integrate hardware and software implementation
- · Can fit many instances in low cost FPGAs and ASICs
- · Low power consumption

#### 5 Deliverables

- ASIC or FPGA synthesized netlist or Verilog source code, and respective synthesis and implementation scripts
- ASIC or FPGA verification environment by simulation and emulation
- · Bare-metal software driver and example user software
- User documentation for easy system integration
- Example integration in IOb-SoC (optional)

### 6 Block Diagram and Description

A high-level block diagram of the core is presented in Figure 2 and a brief explanation of each block is given in Table 1.






Figure 2: High-level block diagram.

Block	Description
Serial TX	After enabled, this block serializes the data previously written to the tx_data register by the CPU, and sends the data word over the single transmit line connected to output txd.
Serial RX	After enabled, this block deserializes the data in the incoming single transmit line connected to pin txd, and writes a data word to the rx_data register for the CPU to read.

Table 1: Block descriptions.

### 7 Interface Signals

The interface signals of the core are described in the following tables.

Name	Direction	Width	Description	
clk	input	1	System clock input	
rst	input	1	System reset asynchronous and active high	

Table 2: General interface signals.



Name	Direction	Width	Description		
interrupt	output	1	to be done		
txd	output	1	Serial transmit line		
rxd	input	1	Serial receive line		
cts	input	1	Clear to send the destination is ready to receive a transmission sent by the UART		
rts	output	1	Ready to send the UART is ready to receive a transmist from the sender.		

Table 3: RS232 Interface Signals

Name	Direction	Width	Description
valid	input	1	Native CPU interface valid signal
address	input	ADDR_W	Native CPU interface address signal
wdata	input	WDATA_W	Native CPU interface data write signal
wstrb	input	DATA_W/8	Native CPU interface write strobe signal
rdata	output	DATA_W	Native CPU interface read data signal
ready	output	1	Native CPU interface ready signal

Table 4: CPU Native Slave Interface Signals

# 8 Software Accessible Registers

The software accessible registers of the core are described in the following tables. The tables give information on the name, read/write capability, word aligned addresses, used word bits, and a textual description.

Name	R/W	Addr	Bits	Initial Value	Description
UART_SOFTRESET	W	0x00	0:0	0	Bit duration in system clock cycles.
UART_DIV	W	0x04	15:0	0	Bit duration in system clock cycles.
UART_TXDATA	W	0x08	7:0	0	TX data
UART_TXEN	W	0x0c	0:0	0	TX enable.
UART_TXREADY	R	0x10	0:0	0	TX ready to receive data
UART_RXDATA	R	0x14	7:0	0	RX data
UART_RXEN	W	0x18	0:0	0	RX enable.
UART_RXREADY	R	0x1c	0:0	0	RX data is ready to be read.

Table 5: UART software accessible registers.



## 9 Implementation Results

Resource	Used
LUTs	100
Registers	112
DSPs	0
BRAM	0

Resource	Used
ALM	88
FF	124
DSP	0
BRAM blocks	0
BRAM bits	0

Table 6: FPGA results for Kintex Ultrascale (left) and Cyclone V GT (right).