



Министерство науки и высшего образования Российской Федерации
Федеральное государственное бюджетное образовательное учреждение
высшего образования
«Московский государственный технический университет
имени Н.Э. Баумана
(национальный исследовательский университет)»
(МГТУ им. Н.Э. Баумана)

ФАКУЛЬТЕТ «ИНФОРМАТИКА И СИСТЕМЫ УПРАВЛЕНИЯ»
КАФЕДРА «КОМПЬЮТЕРНЫЕ СИСТЕМЫ И СЕТИ (ИУ6)»

Отчёт

по лабораторной работе №4

Название «Методология разработки и верификации ускорителей
вычислений на платформе Xilinx Alveo»

Дисциплина «Архитектура ЭВМ»

Студент ИУ7-55Б

(подпись, дата)

Бугаенко А.П.
(Фамилия И.О.)

Преподаватель

(подпись, дата)

А.Ю. Попов
(Фамилия И.О.)

Москва, 2022

Содержание

Введение	3
Функциональная схема разрабатываемой аппаратной системы	4
Изучение работы шины AXI	5
Сборка проекта	9
Тестирование программы	27
Вывод	28

Введение

Целью данной лабораторной работы является изучение архитектуры гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx.

Для достижения данной цели необходимо выполнить следующие задачи:

- 1) Изучить основные сведения о платформе Xilinx Alveo U200;
- 2) Разработать RTL описание ускорителя вычислений по индивидуальному варианту;
- 3) Выполнить генерацию ядра ускорителя;
- 4) Выполнить синтез и сборку бинарного модуля ускорителя;
- 5) Разработать и отладить тестирующее ПО на серверной хост-платформе;
- 6) Провести тесты работы ускорителя вычислений.

Функциональная схема разрабатываемой аппаратной системы




Рисунок 0.1 — Функциональная схема разрабатываемой аппаратной системы

Изучение работы шины AXI

В данном разделе приведены диаграммы, иллюстрирующие процесс рукопожатия и пакетного чтения.




Рисунок 0.1 — Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти




Рисунок 0.2 — Транзакция записи результата инкремента данных на шине AXI4 MM




Рисунок 0.3 — Инкремент данных

Теперь изменим модуль `rtl_kernel_wizard_0_example_adder.v`, чтобы ускоритель выполнял предложенную функцию:

$$R[i] = A[i] * 16 + (10 \ll 7)$$

Регион:

SLR1,DDR[1]

Фрагмент листинга кода функции аддера:

```

Project Summary x rtl_kernel_wizard_0_tb.sv x rtl_kernel_wizard_0_example_adder.v x
/lu_home/lu7122/workspace/Alveo_lab1_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/imports/rtl_kernel_wizard_0_example_adder.v

70: d1_tready <= s_axis_tready;
71: d1_tdata <= s_axis_tdata;
72: d1_tkeep <= s_axis_tkeep;
73: d1_tlast <= s_axis_tlast;
74: d1_constant <= ctrl_constant;
75: end
76:
77: // Adder function
78: always @(posedge s_axis_aclk) begin
79:   for (i = 0; i < LP_NUM_LOOPS; i = i + 1) begin
80:     d2_tdata[i*C_ADDER_BIT_WIDTH+:C_ADDER_BIT_WIDTH] <= d1_tdata[C_ADDER_BIT_WIDTH*i+:C_ADDER_BIT_WIDTH] * 16 + (10<<7);
81:   end
82: end
83:
84: // Register inputs to fifo
85: always @(posedge s_axis_aclk) begin
86:   d2_tvalid <= d1_tvalid & d1_tready;
87:   d2_tkeep <= d1_tkeep;

```

Рисунок 0.4 — Фрагмент кода функции аддера




Рисунок 0.7 — Инкремент данных

Сборка проекта

Для сборки проекта необходимо создать конфигурационного файла. В соответствии с вариантом требовалось использовать регионы памяти SL1, DDR[1]. Листинг файла конфигурации приведён ниже:

```
[connectivity]
nk=rtl_kernel_wizard_0:1:vinc0
slr=vinc0:SLR1
sp=vinc0.m00_axi:DDR[1]

[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
```

Рисунок 0.1 — Инкремент данных

Листинг содержимого файла xclbin.info:

Листинг 1 — Содержимое файла xclbin.info

```
1
2 XRT Build Version: 2.8.743 (2020.2)
3   Build Date: 2020-11-16 00:19:11
4   Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
5
6 xclbin Information
7
8   Generated by:      v++ (2020.2) on 2020-11-18-05:13:29
9   Version:          2.8.743
10  Kernels:           rtl_kernel_wizard_0
11  Signature:
12  Content:           Bitstream
13  UUID (xclbin):     7df3cc3e-52be-4675-84ae-559c42cf1893
14  Sections:          DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT,
15                     CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA,
16                     EMBEDDED_METADATA, SYSTEM_METADATA,
17                     GROUP_CONNECTIVITY, GROUP_TOPOLOGY
18
19 Hardware Platform (Shell) Information
20
21   Vendor:           xilinx
22   Board:            u200
23   Name:             xdma
24   Version:          201830.2
25   Generated Version: Vivado 2018.3 (SW Build: 2568420)
```

26 Created: Tue Jun 25 06:55:20 2019
27 FPGA Device: xcu200
28 Board Vendor: xilinx.com
29 Board Name: xilinx.com:au200:1.0
30 Board Part: xilinx.com:au200:part0:1.0
31 Platform VBNV: xilinx_u200_xdma_201830_2
32 Static UUID: c102e7af-b2b8-4381-992b-9a00cc3863eb
33 Feature ROM TimeStamp: 1561465320

34

35 Clocks

36

37 Name: DATA_CLK
38 Index: 0
39 Type: DATA
40 Frequency: 300 MHz

41

42 Name: KERNEL_CLK
43 Index: 1
44 Type: KERNEL
45 Frequency: 500 MHz

46

47 Memory Configuration

48

49 Name: bank0
50 Index: 0
51 Type: MEM_DDR4
52 Base Address: 0x4000000000
53 Address Size: 0x400000000
54 Bank Used: No

55

56 Name: bank1
57 Index: 1
58 Type: MEM_DDR4
59 Base Address: 0x5000000000
60 Address Size: 0x400000000
61 Bank Used: Yes

62

63 Name: bank2
64 Index: 2
65 Type: MEM_DDR4
66 Base Address: 0x6000000000
67 Address Size: 0x400000000
68 Bank Used: No

69

70 Name: bank3
71 Index: 3
72 Type: MEM_DDR4

```

73   Base Address: 0x7000000000
74   Address Size: 0x400000000
75   Bank Used:   No
76
77   Name:        PLRAM[0]
78   Index:       4
79   Type:        MEM_DRAM
80   Base Address: 0x3000000000
81   Address Size: 0x20000
82   Bank Used:   No
83
84   Name:        PLRAM[1]
85   Index:       5
86   Type:        MEM_DRAM
87   Base Address: 0x3000200000
88   Address Size: 0x20000
89   Bank Used:   No
90
91   Name:        PLRAM[2]
92   Index:       6
93   Type:        MEM_DRAM
94   Base Address: 0x3000400000
95   Address Size: 0x20000
96   Bank Used:   No
97
98   Kernel: rtl_kernel_wizard_0
99
100  Definition
101  -----
102      Signature: rtl_kernel_wizard_0 (uint num, int* axi00_ptr0)
103
104  Ports
105  -----
106      Port:      s_axi_control
107      Mode:      slave
108      Range (bytes): 0x1000
109      Data Width: 32 bits
110      Port Type:  addressable
111
112      Port:      m00_axi
113      Mode:      master
114      Range (bytes): 0xFFFFFFFFFFFFFFFF
115      Data Width: 512 bits
116      Port Type:  addressable
117
118  -----
119  Instance:      vinc0

```

```

120     Base Address: 0x1800000
121
122     Argument:      num
123     Register Offset: 0x010
124     Port:          s_axi_control
125     Memory:        <not applicable>
126
127     Argument:      axi00_ptr0
128     Register Offset: 0x018
129     Port:          m00_axi
130     Memory:        bank1 (MEM_DDR4)
131
132 Generated By
133
134     Command:      v++
135     Version:      2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
136     Command Line: v++ --config /iu_home/iu7122/workspace/Alveo_lab1_kernels/
137 src/vitis_rtl_kernel/rtl_kernel_wizard_0/myconfig.cfg --connectivity.nk
138 rtl_kernel_wizard_0:1:vinc0 --connectivity.slr vinc0:SLR1 --connectivity.sp
    vinc0.m00_axi:DDR[1] --input_files
139 /iu_home/iu7122/workspace/Alveo_lab1_kernels/src/
140 vitis_rtl_kernel/rtl_kernel_wizard_0/rtl_kernel_wizard_0.xo --link --optimize 0
    --output /iu_home/iu7122/workspace
141 /Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/vinc.xclbin --platform
    xilinx_u200_xdma_201830_2 --report_level 0
142 --target hw --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
143 --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
144 --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop
145 run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore --vivado.prop
146 run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
147     Options:      --config
    /iu_home/iu7122/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
148 rtl_kernel_wizard_0/myconfig.cfg
149         --connectivity.nk rtl_kernel_wizard_0:1:vinc0
150         --connectivity.slr vinc0:SLR1
151         --connectivity.sp vinc0.m00_axi:DDR[1]
152         --input_files
    /iu_home/iu7122/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
153 rtl_kernel_wizard_0/rtl_kernel_wizard_0.xo
154         --link
155         --optimize 0
156         --output /iu_home/iu7122/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
157 rtl_kernel_wizard_0/vinc.xclbin
158         --platform xilinx_u200_xdma_201830_2
159         --report_level 0
160         --target hw
161         --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore

```

```

162      —vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
163      —vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
164      —vivado.prop
          run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
165      —vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
166
167 User Added Key Value Pairs
168
169 <empty>
170

```

Содержимое файла v++_vinc.log:

Листинг 2 — Содержимое файла v++_vinc.log

```

1 INFO: [v++ 60-1306] Additional information associated with this v++ link can be
    found at:
2     Reports: /iu_home/iu7122/_x/reports/link
3     Log files: /iu_home/iu7122/_x/logs/link
4 INFO: [v++ 60-1548] Creating build summary session with primary output
    /iu_home/iu7122/
5 workspace/ Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/
6 vinc.xclbin.link_summary, at Thu Oct 14 16:21:38 2021
7 INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Oct 14
    16:21:39 2021
8 INFO: [v++ 60-1315] Creating rulecheck session with output
    '/iu_home/iu7122/_x/reports/link
9 /v++_link_vinc_guidance.html', at Thu Oct 14 16:22:03 2021
10 INFO: [v++ 60-895] Target platform:
    /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/
11 xilinx_u200_xdma_201830_2.xpfm
12 INFO: [v++ 60-1578] This platform contains Device Support Archive
    '/opt/xilinx/platforms/
13 xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_201830_2.dsa'
14 INFO: [v++ 74-74] Compiler Version string: 2020.2
15 INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly
    enable d for this release.
16 INFO: [v++ 60-629] Linking for hardware target
17 INFO: [v++ 60-423] Target device: xilinx_u200_xdma_201830_2
18 INFO: [v++ 60-1332] Run 'run_link' status: Not started
19 INFO: [v++ 60-1443] [16:23:22] Run run_link: Step system_link: Started
20 INFO: [v++ 60-1453] Command Line: system_link —xo /iu_home/iu7122/workspace/
21 Alveo_la b1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/rtl_kernel_wizard_0.xo
    —config
22 /iu_home/iu7122/_x/link/int/syslinkConfig.ini —xpfm /opt/xilinx
    /platforms/xilinx_u200_xdma_201830_2/
23 xilinx_u200_xdma_201830_2.xpfm —target hw —output_dir /iu_home/iu7122/_x/link/int
    —temp_dir /iu_home/iu7122/_x/link/sys_link

```

```

24 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7122/_x/link/run_link
25 INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Oct 14
    16:23:41 2021
26 INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /iu_home/iu7122/wo
    rkspace/Alveo_lab1_kernels/src
27 /vitis_rtl_kernel/rtl_kernel_wizard_0/rtl_kernel_wizard_0.xo
28 INFO: [SYSTEM_LINK 82-53] Creating IP database /iu_home/iu7122/_x
    /link/sys_link/_sysl/.cdb/
29 xd_ip_db.xml
30 INFO: [SYSTEM_LINK 82-38] [16:23:44] build_xd_ip_db started: /data/
    Xilinx/Vitis/2020.2/bin/
31 build_xd_ip_db -ip_search 0 -sds-pf /iu_home/iu7122/_x/link/sys_link
32 /xilinx_u200_xdma_201830_2.hpfm -clkid 0 -ip /iu_home/iu7122
    /_x/link/sys_link/iprepo/
33 mycompany_com_kernel_rtl_kernel_wizard_0_1_0,rtl_kernel_wizard_0 -o /iu_home/iu7122/
34 _x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
35 INFO: [SYSTEM_LINK 82-37] [16:24:34] build_xd_ip_db finished successf ully
36 Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 1 557.891 ; gain
    = 0.000 ; free physical = 58457 ; free virtual = 305555
37 INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
38 INFO: [SYSTEM_LINK 82-102] Applying explicit connections to t he system connectivity
    graph: /iu_home/iu7122/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
39 INFO: [SYSTEM_LINK 82-38] [16:24:35] cfgen started: /data/Xi
    linox/Vitis/2020.2/bin/cfgen -nk rtl_kernel_wizard_0:1:vinc0 -slr vinc0:SLR1 -sp
    vinc0.m00_axi:DDR[1] -dmclkid 0 -r /iu_home/iu7122/_x/link/sys
    _link/_sysl/.cdb/xd_ip_db.xml -o
    /iu_home/iu7122/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
40 INFO: [CFGEN 83-0] Kernel Specs:
41 INFO: [CFGEN 83-0] kernel: rtl_ker nel_wizard_0, num: 1 {vinc0}
42 INFO: [CFGEN 83-0] Port Specs:
43 INFO: [CFGEN 83-0] kernel: vinc0, k_port: m00_axi, sptag: DDR[1]
44 INFO: [CFGEN 83-0] SLR Specs:
45 INFO: [CFGEN 83-0] instance: vinc0, SLR: SLR1
46 INFO: [CFGEN 83-2228] Creating mapping for argument vinc0.axi00_ptr0 to DDR[1] for
    directive vinc0.m00_axi:DDR[1]
47 INFO: [SYSTEM_LINK 82-37] [16:25:13] cfgen finished successfully
48 Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1557.891 ; gain
    = 0.000 ; free physical = 58374 ; free virtual = 305472
49 INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
50 INFO: [SYSTEM_LINK 82-38] [16:25:13] cf2bd started: /data/Xilinx/Vitis/2020.2/bin/
    cf2bd --linux --trace_buffer 1024 --input_file
    /iu_home/iu7122/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db
    /iu_home/iu7122/_x/link/sys_link/_sysl/.c db/xd_ip_db.xml --cf_name dr
    --working_dir /iu_home/iu7122/_x/link/sys_link/_sysl/.xsd --temp_dir
    /iu_home/iu7122/_x/link/sys_link --output_dir /iu_home /iu7122/_x/link/int
    --target_bd pfm_dynamic.bd

```

```

51 INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i
    /iu_home/iu71 22/
52 _x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r
    /iu_home/iu7122/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
53 INFO: [CF2BD 82-28] cf2xd finished successfully
54 INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.
    bd -dn dr -dp /iu_home/iu7122/_x/link/sys_link/_sysl/.xsd
55 INFO: [CF2BD 82-28] cf_xsd finished successfully
56 INFO: [SYSTEM_LINK 82-37] [16:25:35] cf2bd finished successfully
57 Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1557.891 ; gain
    = 0.000 ; free physical = 58294 ; free virtual = 305398
58 INFO: [v++ 60-1441] [16:25:36] Run run_link: Step system_link: Completed
59 Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1721.133 ; gain
    = 0.000 ; free physical = 58414 ; free virtual = 305513
60 INFO: [v++ 60-1443] [16:25:36] Run run_link: Step cf2sw: Started
61 INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /iu_home/iu7122/_x/link/int/sdsl.dat
    -rtd /iu_home/iu7122/
62 _x/link/int/cf2sw.rtd -nofilter /iu_home/iu7122/_x/link/int/cf2sw_full.rtd -xclbin
    /iu_home/iu7122/_x/link/int/
63 xclbin_orig.xml -o /iu_home/iu 7122/_x/link/int/xclbin_orig.1.xml
64 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7122/_x/link/run_link
65 INFO: [v++ 60-1441] [16:26:00] Run run_link: Step cf2sw: Completed
66 Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1721.133 ; gain
    = 0.000 ; free physical = 58395 ; free virtual = 305494
67 INFO: [v++ 60-1443] [16:26:00] Run run_link: Step rtd2_system_diagram: Started
68 INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
69 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7122/_x/link/run_link
70 INFO: [v++ 60-1441] [16:26:14] Run run_link: Step rtd2_system_diagram: Completed
71 Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:15 . Memory (MB): peak = 1721.133 ;
    gain = 0.000 ; free physical = 57871 ; free virtual = 304971
72 INFO: [v++ 60-1443] [16:26:14] Run run_link: Step vpl: Started
73 INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u200_xdma_201830_2 --remote
    _ip_cache /iu_home/iu7122/
74 .ipcache --output_dir /iu_home/iu7122/_x/link/int --log_dir
    /iu_home/iu7122/_x/logs/link --report_dir /iu_home/iu7122/
75 _x/reports/li nk --config /iu_home/iu7122/_x/link/int/vplConfig.ini -k
    /iu_home/iu7122/_x/link/int/kernel_info.dat
76 --webtalk_flag Vitis --temp_dir /iu_home/iu7122/_x/link --no-info --iprepo
    /iu_home/iu7122/_x/
77 link/int/xo/ip_repo/mycompany_com_kernel_rtl_kernel_wizard_0_1_0 --messageDb
    /iu_home/iu7122/_x/link/ run_link/vpl.pb /iu_home/
78 iu7122/_x/link/int/dr.bd.tcl
79 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7122/_x/link/run_link
80
81 ***** vpl v2020.2 (64-bit)
82 ***** SW Build (by xbuild) on 2020-11-18-05:13:29
83 ** Copyright 1986-2020 Xilinx , Inc. All Rights Reserved.

```



```

84
85 INFO: [VPL 60-839] Read in kernel information from file
      '/iu_home/iu7122/_x/link/int/kernel_info.dat'.
86 INFO: [VPL 74-74] Compiler Version string: 2020.2
87 INFO: [VPL 60-423] Target device: xilinx_u200_xdma_201830_2
88 INFO: [VPL 60-1032] Extracting hardware platform to
      /iu_home/iu7122/_x/link/vivado/vpl/.local/hw_platform
89 WARNING: /data/Xilinx/Vitis/2020.2/tps/lrx64/jre9.0.4 does not exist.
90 [16:32:56] Run vpl: Step create_project: RUNNING...
91 [16:33:14] Run vpl: Step create_project: Started
92 Creating Vivado project.
93 [16:33:58] Run vpl: Step create_project: Completed
94 [16:33:58] Run vpl: Step create_bd: Started
95 [16:35:47] Run vpl: Step create_bd: RUNNING...
96 [16:37:30] Run vpl: Step create_bd: RUNNING...
97 [16:39:04] Run vpl: Step create_bd: RUNNING...
98 [16:40:53] Run vpl: Step create_bd: RUNNING...
99 [16:42:39] Run vpl: Step create_bd: RUNNING...
100 [16:44:42] Run vpl: Step create_bd: RUNNING...
101 [16:46:22] Run vpl: Step create_bd: RUNNING...
102 [16:47:56] Run vpl: Step create_bd: Completed
103 [16:47:56] Run vpl: Step update_bd: Started
104 [16:47:57] Run vpl: Step create_bd: RUNNING...
105 [16:48:01] Run vpl: Step update_bd: Completed
106 [16:48:01] Run vpl: Step generate_target: Started
107 [16:49:39] Run vpl: Step generate_target: RUNNING...
108 [16:51:14] Run vpl: Step generate_target: RUNNING...
109 [16:52:46] Run vpl: Step generate_target: RUNNING...
110 [16:54:20] Run vpl: Step generate_target: RUNNING...
111 [16:55:31] Run vpl: Step generate_target: Completed
112 [16:55:31] Run vpl: Step config_hw_runs: Started
113 [16:57:06] Run vpl: Step config_hw_runs: RUNNING...
114 [16:57:21] Run vpl: Step config_hw_runs: Completed
115 [16:57:21] Run vpl: Step synth: Started
116 [17:00:38] Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running.
117 [17:01:14] Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running.
118 [17:01:51] Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running.
119 [17:02:27] Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running.
120 [17:03:05] Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running.
121 [17:03:44] Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running.
122 [17:04:22] Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running.
123 [17:04:58] Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running.
124 [17:05:35] Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running.
125 [17:06:11] Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running.
126 [17:06:49] Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running.
127 [17:07:25] Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running.
128 [17:08:04] Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running.

```

129	[17:08:39]	Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running .
130	[17:09:17]	Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running .
131	[17:09:52]	Block-level synthesis in progress , 0 of 61 jobs complete , 8 jobs running .
132	[17:10:33]	Block-level synthesis in progress , 3 of 61 jobs complete , 5 jobs running .
133	[17:11:08]	Block-level synthesis in progress , 5 of 61 jobs complete , 3 jobs running .
134	[17:11:46]	Block-level synthesis in progress , 6 of 61 jobs complete , 2 jobs running .
135	[17:12:22]	Block-level synthesis in progress , 6 of 61 jobs complete , 6 jobs running .
136	[17:12:58]	Block-level synthesis in progress , 6 of 61 jobs complete , 8 jobs running .
137	[17:13:33]	Block-level synthesis in progress , 6 of 61 jobs complete , 8 jobs running .
138	[17:14:12]	Block-level synthesis in progress , 8 of 61 jobs complete , 6 jobs running .
139	[17:14:48]	Block-level synthesis in progress , 9 of 61 jobs complete , 5 jobs running .
140	[17:15:26]	Block-level synthesis in progress , 9 of 61 jobs complete , 6 jobs running .
141	[17:16:01]	Block-level synthesis in progress , 9 of 61 jobs complete , 7 jobs running .
142	[17:16:38]	Block-level synthesis in progress , 10 of 61 jobs complete , 7 jobs running .
143	[17:17:13]	Block-level synthesis in progress , 10 of 61 jobs complete , 7 jobs running .
144	[17:17:52]	Block-level synthesis in progress , 10 of 61 jobs complete , 7 jobs running .
145	[17:18:28]	Block-level synthesis in progress , 10 of 61 jobs complete , 8 jobs running .
146	[17:19:06]	Block-level synthesis in progress , 10 of 61 jobs complete , 8 jobs running .
147	[17:19:42]	Block-level synthesis in progress , 10 of 61 jobs complete , 8 jobs running .
148	[17:20:20]	Block-level synthesis in progress , 10 of 61 jobs complete , 8 jobs running .
149	[17:20:55]	Block-level synthesis in progress , 10 of 61 jobs complete , 8 jobs running .
150	[17:21:34]	Block-level synthesis in progress , 10 of 61 jobs complete , 8 jobs running .
151	[17:22:11]	Block-level synthesis in progress , 10 of 61 jobs complete , 8 jobs running .
152	[17:22:49]	Block-level synthesis in progress , 12 of 61 jobs complete , 6 jobs running .
153	[17:23:25]	Block-level synthesis in progress , 13 of 61 jobs complete , 5 jobs running .
154	[17:24:03]	Block-level synthesis in progress , 13 of 61 jobs complete , 5 jobs running .
155	[17:24:40]	Block-level synthesis in progress , 13 of 61 jobs complete , 8 jobs running .
156	[17:25:19]	Block-level synthesis in progress , 13 of 61 jobs complete , 8 jobs running .
157	[17:25:55]	Block-level synthesis in progress , 14 of 61 jobs complete , 7 jobs running .
158	[17:26:34]	Block-level synthesis in progress , 16 of 61 jobs complete , 5 jobs running .
159	[17:27:12]	Block-level synthesis in progress , 17 of 61 jobs complete , 4 jobs running .
160	[17:27:50]	Block-level synthesis in progress , 18 of 61 jobs complete , 4 jobs running .
161	[17:28:26]	Block-level synthesis in progress , 18 of 61 jobs complete , 6 jobs running .
162	[17:29:02]	Block-level synthesis in progress , 18 of 61 jobs complete , 7 jobs running .
163	[17:29:35]	Block-level synthesis in progress , 18 of 61 jobs complete , 8 jobs running .
164	[17:30:15]	Block-level synthesis in progress , 19 of 61 jobs complete , 7 jobs running .
165	[17:30:51]	Block-level synthesis in progress , 19 of 61 jobs complete , 7 jobs running .
166	[17:31:30]	Block-level synthesis in progress , 19 of 61 jobs complete , 7 jobs running .
167	[17:32:06]	Block-level synthesis in progress , 19 of 61 jobs complete , 8 jobs running .
168	[17:32:45]	Block-level synthesis in progress , 19 of 61 jobs complete , 8 jobs running .
169	[17:33:20]	Block-level synthesis in progress , 19 of 61 jobs complete , 8 jobs running .
170	[17:33:59]	Block-level synthesis in progress , 19 of 61 jobs complete , 8 jobs running .
171	[17:34:34]	Block-level synthesis in progress , 19 of 61 jobs complete , 8 jobs running .
172	[17:35:14]	Block-level synthesis in progress , 20 of 61 jobs complete , 7 jobs running .
173	[17:35:51]	Block-level synthesis in progress , 21 of 61 jobs complete , 6 jobs running .
174	[17:36:30]	Block-level synthesis in progress , 21 of 61 jobs complete , 6 jobs running .
175	[17:37:08]	Block-level synthesis in progress , 21 of 61 jobs complete , 7 jobs running .

176	[17:37:47]	Block-level synthesis in progress , 21 of 61 jobs complete , 8 jobs running .
177	[17:38:22]	Block-level synthesis in progress , 22 of 61 jobs complete , 7 jobs running .
178	[17:39:00]	Block-level synthesis in progress , 25 of 61 jobs complete , 4 jobs running .
179	[17:39:36]	Block-level synthesis in progress , 26 of 61 jobs complete , 3 jobs running .
180	[17:40:16]	Block-level synthesis in progress , 27 of 61 jobs complete , 5 jobs running .
181	[17:40:51]	Block-level synthesis in progress , 27 of 61 jobs complete , 6 jobs running .
182	[17:41:31]	Block-level synthesis in progress , 28 of 61 jobs complete , 5 jobs running .
183	[17:42:08]	Block-level synthesis in progress , 29 of 61 jobs complete , 6 jobs running .
184	[17:42:45]	Block-level synthesis in progress , 29 of 61 jobs complete , 6 jobs running .
185	[17:43:22]	Block-level synthesis in progress , 30 of 61 jobs complete , 7 jobs running .
186	[17:43:58]	Block-level synthesis in progress , 30 of 61 jobs complete , 7 jobs running .
187	[17:44:34]	Block-level synthesis in progress , 32 of 61 jobs complete , 5 jobs running .
188	[17:45:12]	Block-level synthesis in progress , 32 of 61 jobs complete , 6 jobs running .
189	[17:45:48]	Block-level synthesis in progress , 32 of 61 jobs complete , 6 jobs running .
190	[17:46:28]	Block-level synthesis in progress , 32 of 61 jobs complete , 8 jobs running .
191	[17:47:03]	Block-level synthesis in progress , 32 of 61 jobs complete , 8 jobs running .
192	[17:47:42]	Block-level synthesis in progress , 33 of 61 jobs complete , 7 jobs running .
193	[17:48:18]	Block-level synthesis in progress , 33 of 61 jobs complete , 7 jobs running .
194	[17:48:57]	Block-level synthesis in progress , 33 of 61 jobs complete , 7 jobs running .
195	[17:49:34]	Block-level synthesis in progress , 33 of 61 jobs complete , 8 jobs running .
196	[17:50:10]	Block-level synthesis in progress , 33 of 61 jobs complete , 8 jobs running .
197	[17:50:46]	Block-level synthesis in progress , 34 of 61 jobs complete , 7 jobs running .
198	[17:51:25]	Block-level synthesis in progress , 34 of 61 jobs complete , 7 jobs running .
199	[17:52:01]	Block-level synthesis in progress , 34 of 61 jobs complete , 7 jobs running .
200	[17:52:40]	Block-level synthesis in progress , 36 of 61 jobs complete , 6 jobs running .
201	[17:53:16]	Block-level synthesis in progress , 36 of 61 jobs complete , 6 jobs running .
202	[17:53:56]	Block-level synthesis in progress , 36 of 61 jobs complete , 8 jobs running .
203	[17:54:32]	Block-level synthesis in progress , 36 of 61 jobs complete , 8 jobs running .
204	[17:55:12]	Block-level synthesis in progress , 37 of 61 jobs complete , 7 jobs running .
205	[17:55:49]	Block-level synthesis in progress , 38 of 61 jobs complete , 6 jobs running .
206	[17:56:27]	Block-level synthesis in progress , 39 of 61 jobs complete , 5 jobs running .
207	[17:57:05]	Block-level synthesis in progress , 40 of 61 jobs complete , 5 jobs running .
208	[17:57:44]	Block-level synthesis in progress , 40 of 61 jobs complete , 6 jobs running .
209	[17:58:20]	Block-level synthesis in progress , 40 of 61 jobs complete , 7 jobs running .
210	[17:58:57]	Block-level synthesis in progress , 40 of 61 jobs complete , 8 jobs running .
211	[17:59:33]	Block-level synthesis in progress , 40 of 61 jobs complete , 8 jobs running .
212	[18:00:12]	Block-level synthesis in progress , 41 of 61 jobs complete , 7 jobs running .
213	[18:00:49]	Block-level synthesis in progress , 41 of 61 jobs complete , 7 jobs running .
214	[18:01:28]	Block-level synthesis in progress , 41 of 61 jobs complete , 7 jobs running .
215	[18:02:04]	Block-level synthesis in progress , 41 of 61 jobs complete , 8 jobs running .
216	[18:02:43]	Block-level synthesis in progress , 41 of 61 jobs complete , 8 jobs running .
217	[18:03:19]	Block-level synthesis in progress , 42 of 61 jobs complete , 7 jobs running .
218	[18:03:57]	Block-level synthesis in progress , 42 of 61 jobs complete , 7 jobs running .
219	[18:04:36]	Block-level synthesis in progress , 44 of 61 jobs complete , 5 jobs running .
220	[18:05:15]	Block-level synthesis in progress , 44 of 61 jobs complete , 6 jobs running .
221	[18:05:52]	Block-level synthesis in progress , 45 of 61 jobs complete , 6 jobs running .
222	[18:06:31]	Block-level synthesis in progress , 45 of 61 jobs complete , 7 jobs running .

[illegible]

270	[18:38:31]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
271	[18:39:10]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
272	[18:39:52]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
273	[18:40:31]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
274	[18:41:12]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
275	[18:41:52]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
276	[18:42:33]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
277	[18:43:11]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
278	[18:43:52]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
279	[18:44:32]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
280	[18:45:15]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
281	[18:45:55]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
282	[18:46:37]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
283	[18:47:17]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
284	[18:47:58]	Block-level synthesis in progress , 59 of 61 jobs complete , 1 job running.
285	[18:48:37]	Block-level synthesis in progress , 60 of 61 jobs complete , 0 jobs running.
286	[18:49:17]	Block-level synthesis in progress , 60 of 61 jobs complete , 0 jobs running.
287	[18:49:56]	Block-level synthesis in progress , 60 of 61 jobs complete , 0 jobs running.
288	[18:50:40]	Block-level synthesis in progress , 60 of 61 jobs complete , 0 jobs running.
289	[18:51:19]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
290	[18:51:58]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
291	[18:52:37]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
292	[18:53:19]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
293	[18:53:58]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
294	[18:54:41]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
295	[18:55:20]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
296	[18:56:04]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
297	[18:56:43]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
298	[18:57:26]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
299	[18:58:07]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
300	[18:58:49]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
301	[18:59:28]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
302	[19:00:10]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
303	[19:00:51]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
304	[19:01:33]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
305	[19:02:13]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
306	[19:02:55]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
307	[19:03:34]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
308	[19:04:18]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
309	[19:04:56]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
310	[19:05:38]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
311	[19:06:17]	Block-level synthesis in progress , 60 of 61 jobs complete , 1 job running.
312	[19:06:59]	Block-level synthesis in progress , 61 of 61 jobs complete , 0 jobs running.
313	[19:07:38]	Block-level synthesis in progress , 61 of 61 jobs complete , 0 jobs running.
314	[19:08:20]	Block-level synthesis in progress , 61 of 61 jobs complete , 0 jobs running.
315	[19:09:01]	Top-level synthesis in progress .
316	[19:09:40]	Top-level synthesis in progress .


```

317 [19:10:19] Top-level synthesis in progress.
318 [19:11:02] Top-level synthesis in progress.
319 [19:11:41] Top-level synthesis in progress.
320 [19:12:23] Top-level synthesis in progress.
321 [19:13:04] Top-level synthesis in progress.
322 [19:13:47] Top-level synthesis in progress.
323 [19:14:26] Top-level synthesis in progress.
324 [19:15:08] Top-level synthesis in progress.
325 [19:15:51] Top-level synthesis in progress.
326 [19:16:32] Top-level synthesis in progress.
327 [19:17:12] Top-level synthesis in progress.
328 [19:17:55] Top-level synthesis in progress.
329 [19:18:36] Top-level synthesis in progress.
330 [19:19:23] Top-level synthesis in progress.
331 [19:20:03] Top-level synthesis in progress.
332 [19:20:48] Top-level synthesis in progress.
333 [19:21:29] Top-level synthesis in progress.
334 [19:22:13] Top-level synthesis in progress.
335 [19:22:54] Top-level synthesis in progress.
336 [19:23:37] Top-level synthesis in progress.
337 [19:24:17] Top-level synthesis in progress.
338 [19:25:03] Run vpl: Step synth: Completed
339 [19:25:03] Run vpl: Step impl: Started
340 [20:48:30] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform).
    Elapsed time: 04h 21m 58s
341
342 [20:48:30] Starting logic optimization..
343 [21:01:01] Phase 1 Retarget
344 [21:05:24] Phase 2 Constant propagation
345 [21:06:53] Phase 3 Sweep
346 [21:14:24] Phase 4 BUFG optimization
347 [21:16:42] Phase 5 Shift Register Optimization
348 [21:18:13] Phase 6 Post Processing Netlist
349 [21:38:11] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 49m
    40s
350
351 [21:38:11] Starting logic placement..
352 [21:44:47] Phase 1 Placer Initialization
353 [21:44:47] Phase 1.1 Placer Initialization Netlist Sorting
354 [22:03:53] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
355 [22:14:00] Phase 1.3 Build Placer Netlist Model
356 [22:30:26] Phase 1.4 Constrain Clocks/Macros
357 [22:31:19] Phase 2 Global Placement
358 [22:31:19] Phase 2.1 Floorplanning
359 [22:35:11] Phase 2.1.1 Partition Driven Placement
360 [22:35:11] Phase 2.1.1.1 PBP: Partition Driven Placement
361 [22:36:27] Phase 2.1.1.2 PBP: Clock Region Placement

```

```

362 [22:41:54] Phase 2.1.1.3 PBP: Compute Congestion
363 [22:42:46] Phase 2.1.1.4 PBP: UpdateTiming
364 [22:46:05] Phase 2.1.1.5 PBP: Add part constraints
365 [22:46:05] Phase 2.2 Update Timing before SLR Path Opt
366 [22:47:09] Phase 2.3 Global Placement Core
367 [23:18:19] Phase 2.3.1 Physical Synthesis In Placer
368 [23:32:59] Phase 3 Detail Placement
369 [23:32:59] Phase 3.1 Commit Multi Column Macros
370 [23:32:59] Phase 3.2 Commit Most Macros & LUTRAMs
371 [23:40:10] Phase 3.3 Small Shape DP
372 [23:40:10] Phase 3.3.1 Small Shape Clustering
373 [23:41:21] Phase 3.3.2 Flow Legalize Slice Clusters
374 [23:42:27] Phase 3.3.3 Slice Area Swap
375 [23:47:01] Phase 3.4 Place Remaining
376 [23:48:10] Phase 3.5 Re-assign LUT pins
377 [23:50:23] Phase 3.6 Pipeline Register Optimization
378 [23:50:23] Phase 3.7 Fast Optimization
379 [23:55:46] Phase 4 Post Placement Optimization and Clean-Up
380 [23:55:46] Phase 4.1 Post Commit Optimization
381 [00:07:14] Phase 4.1.1 Post Placement Optimization
382 [00:08:22] Phase 4.1.1.1 BUFG Insertion
383 [00:08:22] Phase 1 Physical Synthesis Initialization
384 [00:11:51] Phase 4.1.1.2 BUFG Replication
385 [00:14:51] Phase 4.1.1.3 Replication
386 [00:23:40] Phase 4.2 Post Placement Cleanup
387 [00:24:51] Phase 4.3 Placer Reporting
388 [00:24:51] Phase 4.3.1 Print Estimated Congestion
389 [00:27:10] Phase 4.4 Final Placement Cleanup
390 [01:55:25] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 04h 17m 14s
391
392 [01:55:25] Starting logic routing..
393 [02:03:05] Phase 1 Build RT Design
394 [02:16:54] Phase 2 Router Initialization
395 [02:16:54] Phase 2.1 Fix Topology Constraints
396 [02:17:41] Phase 2.2 Pre Route Cleanup
397 [02:18:22] Phase 2.3 Global Clock Net Routing
398 [02:22:15] Phase 2.4 Update Timing
399 [02:39:26] Phase 2.5 Update Timing for Bus Skew
400 [02:39:26] Phase 2.5.1 Update Timing
401 [02:46:10] Phase 3 Initial Routing
402 [02:46:10] Phase 3.1 Global Routing
403 [02:51:27] Phase 4 Rip-up And Reroute
404 [02:51:27] Phase 4.1 Global Iteration 0
405 [03:12:14] Phase 4.2 Global Iteration 1
406 [03:19:50] Phase 4.3 Global Iteration 2
407 [03:25:08] Phase 5 Delay and Skew Optimization
408 [03:25:08] Phase 5.1 Delay CleanUp

```



```

409 [03:25:08] Phase 5.1.1 Update Timing
410 [03:34:06] Phase 5.2 Clock Skew Optimization
411 [03:34:54] Phase 6 Post Hold Fix
412 [03:34:54] Phase 6.1 Hold Fix Iter
413 [03:34:54] Phase 6.1.1 Update Timing
414 [03:41:47] Phase 7 Route finalize
415 [03:42:40] Phase 8 Verifying routed nets
416 [03:44:20] Phase 9 Depositing Routes
417 [03:49:29] Phase 10 Route finalize
418 [03:50:20] Phase 11 Post Router Timing
419 [03:59:10] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 02h 03m 44s
420
421 [03:59:10] Starting bitstream generation..
422 [06:34:23] Creating bitmap...
423 [07:36:12] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
424 [07:36:12] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 03h
    37m 02s
425 [07:41:49] Run vpl: Step impl: Completed
426 [07:42:06] Run vpl: FINISHED. Run Status: impl Complete!
427 INFO: [v++ 60-1441] [07:42:43] Run run_link: Step vpl: Completed
428 Time (s): cpu = 01:09:18 ; elapsed = 15:16:29 . Memory (MB): peak = 1721.133 ; gain
    = 0.000 ; free physical = 50533 ; free virtual = 301013
429 INFO: [v++ 60-1443] [07:42:43] Run run_link: Step rtdgen: Started
430 INFO: [v++ 60-1453] Command Line: rtdgen
431 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7122/_x/link/run_link
432 INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being
    mapped to clock name 'DATA_CLK' in the xclbin
433 INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being
    mapped to clock name 'KERNEL_CLK' in the xclbin
434 INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime
    controllable kernel clock(s)
435 and scalable system clock(s): Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300,
    Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
436 INFO: [v++ 60-1453] Command Line: cf2sw -a
    /iu_home/iu7122/_x/link/int/address_map.xml -sdsl /iu_home/
437 iu7122/_x/link/int/sdsl.dat -xclbin /iu_home/iu7122/_x/link/int/xclbin_orig.xml -rtd
    /iu_home/iu7122/_x/link/int/
438 vinc.rtd -o /iu_home/iu7122/_x/link/int/vinc.xml
439 INFO: [v++ 60-1652] Cf2sw returned exit code: 0
440 INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado ,
    rtdInputFilePath: /iu_home/
441 iu7122/_x/link/int/vinc.rtd
442 INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado ,
    systemDiagramOutputFilePath:
443 /iu_home/iu7122/_x/link/int/systemDiagramModelSlrBaseAddress.json
444 INFO: [v++ 60-1618] Launching
445 INFO: [v++ 60-1441] [07:43:02] Run run_link: Step rtdgen: Completed

```

```

446 Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1721.133 ; gain
    = 0.000 ; free physical = 48827 ; free virtual = 299307
447 INFO: [v++ 60-1443] [07:43:02] Run run_link: Step xclbinutil: Started
448 INFO: [v++ 60-1453] Command Line: xclbinutil --add-section
    DEBUG_IP_LAYOUT:JSON:/iu_home/iu7122
449 /_x/link/int/debug_ip_layout.rtd --add-section
    BITSTREAM:RAW:/iu_home/iu7122/_x/link/int/partial.bit
450 --force --target hw --key-value SYS:dfx_enable: true --add-section
    :JSON:/iu_home/iu7122/_x/link/int/
451 vinc.rtd --append-section :JSON:/iu_home/iu7122/_x/
452 link/int/appendSection.rtd --add-section CLOCK_FRE
    Q_TOPOLOGY:JSON:/iu_home/iu7122/_x/link/
453 int/vinc_xml.rtd --add-section
    BUILD_METADATA:JSON:/iu_home/iu7122/_x/link/int/vinc_build.rtd
454 --add-section EMBEDDED_METADATA:RAW:/iu_home/iu7122/_x/link/int/vinc.xml
    --add-section
455 SYSTEM_METADATA:RAW:/iu_home/iu7122/_x/link/int/systemDiagramMode
    lSlrBaseAddress.json
456 --output /iu_home/iu7122/workspace/
457 Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/vinc.xclbin
458 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7122/_x/link/run_link
459 XRT Build Version: 2.8.743 (2020.2)
460     Build Date: 2020-11-16 00:19:11
461     Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
462 Creating a default 'in-memory' xclbin image.
463
464 Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
465 Size    : 440 bytes
466 Format  : JSON
467 File    : '/iu_home/iu7122/_x/link/int/debug_ip_layout.rtd'
468
469 Section: 'BITSTREAM'(0) was successfully added.
470 Size    : 39553054 bytes
471 Format  : RAW
472 File    : '/iu_home/iu7122/_x/link/int/partial.bit'
473
474 Section: 'MEM_TOPOLOGY'(6) was successfully added.
475 Format  : JSON
476 File    : 'mem_topology'
477
478 Section: 'IP_LAYOUT'(8) was successfully added.
479 Format  : JSON
480 File    : 'ip_layout'
481
482 Section: 'CONNECTIVITY'(7) was successfully added.
483 Format  : JSON
484 File    : 'connectivity'

```

```

485
486 Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
487 Size    : 274 bytes
488 Format  : JSON
489 File    : '/iu_home/iu7122/_x/link/int/vinc_xml.rtd'
490
491 Section: 'BUILD_METADATA'(14) was successfully added.
492 Size    : 3171 bytes
493 Format  : JSON
494 File    : '/iu_home/iu7122/_x/link/int/vinc_build.rtd'
495
496 Section: 'EMBEDDED_METADATA'(2) was successfully added.
497 Size    : 2754 bytes
498 Format  : RAW
499 File    : '/iu_home/iu7122/_x/link/int/vinc.xml'
500
501 Section: 'SYSTEM_METADATA'(22) was successfully added.
502 Size    : 5868 bytes
503 Format  : RAW
504 File    : '/iu_home/iu7122/_x/link/int/systemDiagramModelSlrBaseAddress.json'
505
506 Section: 'IP_LAYOUT'(8) was successfully appended to.
507 Format  : JSON
508 File    : 'ip_layout'
509 Successfully wrote (39575740 bytes) to the output file:
    /iu_home/iu7122/workspace/Alveo_lab1_kernels/
510 src/vitis_rtl_kernel/rtl_kernel_wizard_0/vinc.xclbin
511 Leaving xclbinutil.
512 INFO: [v++ 60-1441] [07:43:04] Run run_link: Step xclbinutil: Completed
513 Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:02 . Memory (MB): peak = 1721.133 ;
    gain = 0.000 ; free physical = 49347 ; free virtual = 299903
514 INFO: [v++ 60-1443] [07:43:04] Run run_link: Step xclbinutilinfo: Started
515 INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info
    /iu_home/iu7122/workspace/
516 Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/vinc.xclbin.info
    --input /iu_home/iu7122/
517 workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/ vinc.xclbin
518 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7122/_x/link/run_link
519 INFO: [v++ 60-1441] [07:43:08] Run run_link: Step xclbinutilinfo: Completed
520 Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1721.133 ; gain
    = 0.000 ; free physical = 49707 ; free virtual = 300263
521 INFO: [v++ 60-1443] [07:43:08] Run run_link: Step generate_sc_driver: Started
522 INFO: [v++ 60-1453] Command Line:
523 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7122/_x/link/run_link
524 INFO: [v++ 60-1441] [07:43:08] Run run_link: Step generate_sc_driver: Completed
525 Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1721.133 ;
    gain = 0.000 ; free physical = 49643 ; free virtual = 300198

```

```

526 INFO: [v++ 60-244] Generating system estimate report...
527 INFO: [v++ 60-1092] Generated system estimate report:
    /iu_home/iu7122/_x/reports/link/
528 system_estimate_vinc.txt
529 INFO: [v++ 60-586] Created /iu_home/iu7122/workspace/Alveo_lab1_kernels/src/
    vitis_rtl_kernel/
530 rtl_kernel_wizard_0/vinc.ltx
531 INFO: [v++ 60-586] Created /iu_home/iu7122/workspace/Alveo_lab1_kernels/src/
    vitis_rtl_kernel/
532 rtl_kernel_wizard_0/vinc.xclbin
533 INFO: [v++ 60-1307] Run completed. Additional information can be found in:
534     Guidance: /iu_home/iu7122/_x/reports/link/v++_link_vinc_guidance.html
535     Timing Report: /iu_home/iu7122/_x/reports/link/imp/
536 impl_1_xilinx_u200_xdma_201830_2_bb_locked_timing_summary_routed.rpt
537     Vivado Log: /iu_home/iu7122/_x/logs/link/vivado.log
538     Steps Log File: /iu_home/iu7122/_x/logs/link/link.steps.log
539
540 INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the
    relevant reports. Run the following command.
541     vitis_analyzer
        /iu_home/iu7122/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
        rtl_kernel_wizard_0/vinc.xclbin.link_summary
542 INFO: [v++ 60-791] Total elapsed time: 15h 22m 0s
543 INFO: [v++ 60-1653] Closing dispatch client.

```

Тестирование программы

Изменим содержимое файла `host_example.cpp` таким образом, чтобы выполнялось корректное тестирование функции, предложенной в варианте:

```
for (cl_uint i = 0; i < number_of_words; i++) {  
    printf("i=%d, input=%d, output=%d\n", i, ((h_data[i] * 16 + (10<<7))), h_axi00_ptr0_output[i]);  
    if ((h_data[i] * 16 + (10<<7)) != h_axi00_ptr0_output[i]) {  
        printf("ERROR in rtl_kernel_wizard_0::m00_axi - array index %d (host addr 0x%03x) - input=%d (0x%x), output=%d (0x%x)\n",\  
            i, i*4, h_data[i], h_data[i], h_axi00_ptr0_output[i], h_axi00_ptr0_output[i]);  
        check_status = 1;  
    }  
    // printf("i=%d, input=%d, output=%d\n", i, h_axi00_ptr0_input[i], h_axi00_ptr0_output[i]);  
}
```

Рисунок 0.1 — Фрагмент кода функции тестирования

Результаты тестов:

```
i=4086, input=66656, output=66656  
i=4087, input=66672, output=66672  
i=4088, input=66688, output=66688  
i=4089, input=66704, output=66704  
i=4090, input=66720, output=66720  
i=4091, input=66736, output=66736  
i=4092, input=66752, output=66752  
i=4093, input=66768, output=66768  
i=4094, input=66784, output=66784  
i=4095, input=66800, output=66800  
INFO: Test completed successfully.
```

Рисунок 0.2 — Результаты тестов

Вывод

В ходе лабораторной работы были изучены архитектура гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx. Была выполнена генерация ядра ускорителя с последующим синтезом, сборкой и тестированием бинарного модуля ускорителя.