

Название

Министерство науки и высшего образования Российской Федерации Федеральное государственное бюджетное образовательное учреждение высшего образования

«Московский государственный технический университет имени Н.Э. Баумана

(национальный исследовательский университет)» (МГТУ им. Н.Э. Баумана)

ФАКУЛЬТЕТ	«ИНФОРМАТИКА И СИСТЕМЫ УПРАВЛЕНИЯ»
КАФЕДРА	«КОМПЬЮТЕРНЫЕ СИСТЕМЫ И СЕТИ (ИУ6)»

# Отчёт

# по лабораторной работе №4

«Методология разработки и верификации ускорителей

	вычислений на пла	тформе Xilinx Alv	veo»	
Дисциплина	«Архитектура ЭВМ	Л»		
Студент	ИУ7-55Б	_		Бугаенко А.П.
		-	(подпись, дата)	(Фамилия И.О.)
Преподовате.	ПЬ			А.Ю. Попов
		i	(подпись, дата)	(Фамилия И.О.)

# Содержание

Введение	3
Функциональная схема разрабатываемой аппаратной системы	4
Изучение работы шины АХІ	5
Сборка проекта	9
Тестирование программы	27
Вывод	28

### Введение

Целью данной лабораторной работы является изучение архитектуры гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx.

Для достижения данной цели необходимо выполнить следующие задачи:

- 1) Изучить основные сведения о платформе Xilinx Alveo U200;
- 2) Разработать RTL описание ускорителя вычислений по индивидуальному варианту;
- 3) Выполнить генерацию ядра ускорителя;
- 4) Выполнить синтез и сборку бинарного модуля ускорителя;
- 5) Разработать и отладить тестирующее ПО на серверной хост-платформе;
- 6) Провести тесты работы ускорителя вычислений.

# Функциональная схема разрабатываемой аппаратной системы






Рисунок  $0.1 - \Phi$ ункциональная схема разрабатываемой аппаратной системы

# Изучение работы шины AXI

В данном разделе приведены диаграммы, иллюстрирующие процесс рукопожатия и пакетного чтения.



Pисунок 0.1- Tранзакция чтения данных вектора на шине AXI4~MM из DDR памяти



Pисунок 0.2- Транзакция записи результата инкремента данных на шине AXI4~MM




Рисунок 0.3 — Инкремент данных

Tеперь изменим модуль rtl\_kernel\_wizard\_0\_example\_adder.v, чтобы ускоритель выполнял предложенную функцию:

$$R[i] = A[i]*16 + (10*7)$$

Регион:

### SLR1,DDR[1]

Фрагмент листинга кода функции аддера:

Рисунок  $0.4 - \Phi$ рагмент кода функции аддера




Рисунок 0.5 — Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти




Рисунок 0.6 — Транзакция записи результата инкремента данных на шине AXI4 MM




Рисунок 0.7 — Инкремент данных

## Сборка проекта

Для сборки проекта необходимо создать конфигурационного файла. В соответствии с вариантом требовалось использовать регионы памяти SL1, DDR[1]. Листинг файла конфигурации приведён ниже:

```
[connectivity]
nk=rtl_kernel_wizard_0:1:vinc0
slr=vinc0:SLR1
sp=vinc0.m00_axi:DDR[1]

[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Aggr
essiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
```

Рисунок 0.1 — Инкремент данных

Листинг содержимого файла xclbin.info:

Листинг 1 — Содержимое файла xclbin.info

```
1
 2
   XRT Build Version: 2.8.743 (2020.2)
 3
           Build Date: 2020-11-16 00:19:11
              Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
 4
 5
 6
    xclbin Information
 7
       Generated by:
                                 v ++ (2020.2) on 2020-11-18-05:13:29
 8
       Version:
                                 2.8.743
 9
10
       Kernels:
                                 rtl kernel wizard 0
       Signature:
11
       Content:
                                 Bitstream
12
      UUID (xclbin):
                                 7\,df3cc3e - 52be - 4675 - 84ae - 559c42cf1893
13
       Sections:
                                 DEBUG IP LAYOUT, BITSTREAM, MEM TOPOLOGY, IP LAYOUT,
14
                                 CONNECTIVITY, CLOCK FREQ TOPOLOGY, BUILD METADATA,
15
16
                                 EMBEDDED METADATA, SYSTEM METADATA,
                                 GROUP CONNECTIVITY, GROUP TOPOLOGY
17
18
    Hardware Platform (Shell) Information
19
20
       Vendor:
21
                                 xilinx
       Board:
                                 u200
22
      Name:
23
                                 xdma
       Version:
                                 201830.2
24
25
       Generated Version:
                                 Vivado 2018.3 (SW Build: 2568420)
```

```
Created:
                                 Tue Jun 25 06:55:20 2019
26
27
       FPGA Device:
                                 xcu200
       Board Vendor:
28
                                 xilinx.com
29
       Board Name:
                                 xilinx.com:au200:1.0
30
       Board Part:
                                 xilinx.com:au200:part0:1.0
       Platform VBNV:
                                 xilinx\_u200\_xdma\_201830\_2
31
       Static UUID:
                                 c102e7af-b2b8-4381-992b-9a00cc3863eb
32
       Feature ROM TimeStamp:
33
                                 1561465320
34
35
    Clocks
36
37
       Name:
                  DATA CLK
38
       Index:
                   0
39
       Type:
                  DATA
       Frequency: 300 MHz
40
41
       Name:
42
                  KERNEL CLK
43
       Index:
44
       Type:
                  KERNEL
       Frequency: 500 MHz
45
46
   Memory Configuration
47
48
       Name:
49
                      bank0
50
       Index:
       Type:
                      MEM DDR4
51
       Base Address: 0x4000000000
52
       Address Size: 0x400000000
53
       Bank Used:
                      No
54
55
       Name:
                      bank1
56
57
       Index:
                      1
       Type:
                      MEM_DDR4
58
       Base Address: 0x5000000000
59
       Address Size: 0x400000000
60
       Bank Used:
61
62
       Name:
                      bank2
63
       Index:
                      2
64
65
       Type:
                      MEM_DDR4
       Base Address: 0x6000000000
66
       Address Size: 0x400000000
67
       Bank Used:
68
                      No
69
70
       Name:
                      bank3
       Index:
                      3
71
72
       Type:
                      MEM_DDR4
```

```
Base Address: 0x7000000000
73
       Address Size: 0x400000000
74
       Bank Used:
                      No
75
76
77
       Name:
                      PLRAM[0]
       Index:
78
       Type:
                      MEM DRAM
79
       Base Address: 0x3000000000
80
       Address Size: 0x20000
81
       Bank Used:
82
83
84
       Name:
                      PLRAM[1]
       Index:
85
       Type:
86
                      MEM_DRAM
       Base Address: 0x3000200000
87
       Address Size: 0x20000
88
       Bank Used:
89
                      No
90
91
       Name:
                      PLRAM[2]
       Index:
92
93
       Type:
                      M\!E\!M\_D\!R\!A\!M
       Base Address: 0x3000400000
94
95
       Address Size: 0x20000
       Bank Used:
                      No
96
97
    Kernel: rtl kernel wizard 0
98
99
100
    Definition
101
       Signature: rtl_kernel_wizard_0 (uint num, int* axi00_ptr0)
102
103
104
    Ports
105
       Port:
106
                       s_axi_control
107
       Mode:
                        slave
       Range (bytes): 0x1000
108
       Data Width:
                       32 bits
109
       Port Type:
                       addressable
110
111
112
       Port:
                       m00_axi
113
       Mode:
                       master
       114
       Data Width:
                       512 bits
115
116
       Port Type:
                       addressable
117
118
119
    Instance:
                       vinc0
```

```
120
       Base Address: 0x1800000
121
122
       Argument:
                          num
123
       Register Offset:
                          0 x 0 1 0
124
       Port:
                           s axi control
125
       Memory:
                          <not applicable>
126
127
       Argument:
                           axi00 ptr0
128
       Register Offset:
                          0x018
129
       Port:
                          m00 axi
130
       Memory:
                           bank1 (MEM DDR4)
131
132
    Generated By
133
134
       Command:
                      v++
135
       Version:
                      2020.2 - 2020 - 11 - 18 - 05:13:29 (SW BUILD: 0)
       Command Line: v++ —config /iu home/iu7122/workspace/Alveo lab1 kernels/
136
137
    src/vitis rtl kernel/rtl kernel wizard 0/myconfig.cfg —connectivity.nk
138
    rtl kernel wizard 0:1: vinc0 — connectivity.slr vinc0: SLR1 — connectivity.sp
       vinc0.m00 axi:DDR[1] —input_files
    /iu_home/iu7122/workspace/Alveo_lab1_kernels/src/
139
    vitis rtl kernel/rtl kernel wizard 0/rtl kernel wizard 0.xo —link —optimize 0
140
       —output /iu home/iu7122/workspace
    /Alveo lab1 kernels/src/vitis rtl kernel/rtl kernel wizard 0/vinc.xclbin —platform
141
       xilinx_u200_xdma_201830_2 —report_level 0
142
     —target hw —vivado.prop run.impl 1.STEPS.OPT DESIGN.ARGS.DIRECTIVE=Explore
     -vivado.prop run.impl 1.STEPS.PLACE DESIGN.ARGS.DIRECTIVE=Explore
143
144
     -vivado.prop run.impl 1.STEPS.PHYS OPT DESIGN.IS ENABLED=true — vivado.prop
145
    run.impl 1.STEPS.PHYS OPT DESIGN.ARGS.DIRECTIVE=AggressiveExplore —vivado.prop
     run.impl 1.STEPS.ROUTE DESIGN.ARGS.DIRECTIVE=Explore
146
147
       Options:
                      -config
          /iu home/iu7122/workspace/Alveo lab1 kernels/src/vitis rtl kernel/
    rtl kernel wizard 0/myconfig.cfg
148
149
             -connectivity.nk rtl kernel wizard 0:1:vinc0
              -connectivity.slr vinc0:SLR1
150
             —connectivity.sp vinc0.m00 axi:DDR[1]
151
152
             -input files
                 /iu home/iu7122/workspace/Alveo lab1 kernels/src/vitis rtl kernel/
    rtl kernel wizard 0/rtl kernel wizard 0.xo
153
154
            --link
155
            —optimize 0
            -output /iu home/iu7122/workspace/Alveo lab1 kernels/src/vitis rtl kernel/
156
157
    rtl kernel wizard 0/vinc.xclbin
            —platform xilinx_u200_xdma_201830_2
158
159
             -report level 0
160
            -target hw
161
             -vivado.prop_run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
```

```
162
            ---vivado.prop run.impl 1.STEPS.PLACE DESIGN.ARGS.DIRECTIVE=Explore
163
            ---vivado.prop run.impl 1.STEPS.PHYS OPT DESIGN.IS ENABLED=true
164
            -vivado.prop
                run.impl 1.STEPS.PHYS OPT DESIGN.ARGS.DIRECTIVE=AggressiveExplore
165
            --vivado.prop run.impl 1.STEPS.ROUTE DESIGN.ARGS.DIRECTIVE=Explore
166
    User Added Key Value Pairs
167
168
169
       <empty>
170
```

### Содержимое файла v++ vinc.log:

### Листинг 2 — Содержимое файла v++ vinc.log

```
INFO: [v++60-1306] Additional information associated with this v++ link can be
      found at:
 2
       Reports: /iu home/iu7122/ x/reports/link
       Log files: /iu home/iu7122/ x/logs/link
 3
   INFO: [v++60-1548] Creating build summary session with primary output
 4
       /iu home/iu7122/
   workspace/ Alveo_lab1_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_0/
 5
   vinc.xclbin.link summary, at Thu Oct 14 16:21:38 2021
 6
   INFO: [v++60-1316] Initiating connection to rulecheck server, at Thu Oct 14
 7
       16:21:39 2021
   INFO: [v++60-1315] Creating rulecheck session with output
8
       '/iu home/iu7122/ x/reports/link
    /v++ link vinc guidance.html', at Thu Oct 14 16:22:03 2021
9
10
   INFO: [v++60-895]
                        Target platform:
      /opt/xilinx/platforms/xilinx u200 xdma 201830 2/
    xilinx u200 xdma 201830 2.xpfm
11
   INFO: [v++60-1578]
                         This platform contains Device Support Archive
12
       '/opt/xilinx/platforms/
   xilinx u200 xdma 201830 2/hw/xilinx u200 xdma 201830 2.dsa;
   INFO: [v+74-74] Compiler Version string: 2020.2
14
   INFO: [v++60-1302] Platform 'xilinx u200 xdma 201830 2.xpfm' has been explicitly
15
      enable d for this release.
   INFO: [v++60-629] Linking for hardware target
17
   INFO: [v++60-423]
                       Target device: xilinx u200 xdma 201830 2
   INFO: [v++60-1332] Run 'run link' status: Not started
18
   INFO: [v++60-1443] [16:23:22] Run run_link: Step system_link: Started
19
   INFO: [v++ 60-1453] Command Line: system_link —xo /iu_home/iu7122/workspace/
20
   Alveo la b1 kernels/src/vitis rtl kernel/rtl kernel wizard 0/rtl kernel wizard 0.xo
21
      -config
22
   /iu home/iu7122/ x/link/int/syslinkConfig.ini —xpfm /opt/xilinx
      /platforms/xilinx_u200_xdma_201830_2/
   xilinx u200 xdma 201830 2.xpfm —target hw —output dir /iu home/iu7122/ x/link/int
23
      —temp _dir /iu_home/iu7122/_x/link/sys_link
```

```
INFO: [v++60-1454] Run Directory: /iu home/iu7122/ x/link/run link
24
   INFO: [SYSTEM LINK 60-1316] Initiating connection to rulecheck server, at Thu Oct 14
25
       16:23:41 2021
   INFO: [SYSTEM LINK 82-70] Extracting xo v3 file /iu home/iu7122/wo
26
      rkspace/Alveo lab1 kernels/src
   /vitis_rtl_kernel/rtl_kernel_wizard_0/rtl_kernel_wizard_0.xo
27
   INFO: [SYSTEM LINK 82-53] Creating IP database /iu home/iu7122/ x
28
      /link/sys_link/_sysl/.cdb/
   xd ip db.xml
29
   INFO: [SYSTEM LINK 82-38] [16:23:44] build xd ip db started: /data/
30
       Xilinx/Vitis/2020.2/bin/
   build xd ip db -ip search 0 -sds-pf /iu home/iu7122/ x/link/sys link
31
   /xilinx u200 xdma 201830 2.hpfm -clkid 0 -ip /iu home/iu7122
32
      /_x/link/sys_link/iprepo/
   mycompany com kernel rtl kernel wizard 0 1 0, rtl kernel wizard 0 - o /iu home/iu7122/
   x/link/sys link/ sysl/.cdb/xd ip db.xml
34
   INFO: [SYSTEM LINK 82-37] [16:24:34] build xd ip db finished successf ully
35
   Time (s): cpu = 00:00:52; elapsed = 00:00:50. Memory (MB): peak = 1 557.891; gain
36
      = 0.000; free physical = 58457; free virtual = 305555
   INFO: [SYSTEM LINK 82-51] Create system connectivity graph
37
   INFO: [SYSTEM_LINK 82-102] Applying explicit connections to t he system connectivity
38
       graph: /iu home/iu7122/ x/link/sys link/cfgraph/cfgen cfgraph.xml
   INFO: [SYSTEM LINK 82-38] [16:24:35] cfgen started: /data/Xi
      linx/Vitis/2020.2/bin/cfgen -nk rtl kernel wizard 0:1:vinc0 -slr vinc0:SLR1 -sp
      vinc0.m00_axi:DDR[1] - dmclkid 0 - r /iu_home/iu7122/_x/link/sys
       _link/_sysl/.cdb/xd ip db.xml -o
      /iu home/iu7122/ x/link/sys link/cfgraph/cfgen cfgraph.xml
   INFO: [CFGEN 83-0] Kernel Specs:
   INFO: [CFGEN 83-0] kernel: rtl ker nel wizard 0, num: 1 {vinc0}
41
   INFO: [CFGEN 83-0] Port Specs:
   INFO: [CFGEN 83-0]
                        kernel: vinc0, k port: m00 axi, sptag: DDR[1]
43
   INFO: [CFGEN 83-0] SLR Specs:
44
                      instance: vinc0, SLR: SLR1
   INFO: [CFGEN 83-0]
45
   INFO: [CFGEN 83-2228] Creating mapping for argument vinc0.axi00 ptr0 to DDR[1] for
46
       directive vinc0.m00 axi:DDR[1]
   INFO: [SYSTEM LINK 82-37] [16:25:13] cfgen finished successfully
47
   Time (s): cpu = 00:00:37; elapsed = 00:00:39. Memory (MB): peak = 1557.891; gain
48
      =0.000 ; free physical =58374 ; free virtual =305472
   INFO: [SYSTEM LINK 82-52] Create top-level block diagram
49
   INFO: [SYSTEM_LINK 82-38] [16:25:13] cf2bd started: /data/Xilinx/Vitis/2020.2/bin/
50
      cf2bd —linux —trace buffer 1024 —input file
      /iu home/iu7122/ x/link/sys link/cfgraph/cfgen cfgraph.xml —ip db
      /iu home/iu7122/ x/link/sys link/ sysl/.c db/xd ip db.xml —cf name dr
      ---working_dir_/iu_home/iu7122/_x/link/sys_link/_sysl/.xsd ---temp_dir
      /iu home/iu7122/ x/link/sys link —output dir /iu home /iu7122/ x/link/int
      -target bd pfm dynamic.bd
```

```
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i
      /iu home/iu71 22/
   x/link/sys link/cfgraph/cfgen cfgraph.xml -r
52
      /iu home/iu7122/ x/link/sys link/ sysl/.cdb/xd ip db.xml -o dr.xml
   INFO: [CF2BD 82-28] cf2xd finished successfully
53
   INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.
54
      bd -dn dr -dp /iu home/iu7122/ x/link/sys link/ sysl/.xsd
   INFO: [CF2BD 82-28] cf xsd finished successfully
55
   INFO: [SYSTEM LINK 82-37] [16:25:35] cf2bd finished successfully
56
   Time (s): cpu = 00:00:19; elapsed = 00:00:22. Memory (MB): peak = 1557.891; gain
57
      = 0.000 ; free physical = 58294 ; free virtual = 305398
   INFO: [v++60-1441] [16:25:36] Run run link: Step system link: Completed
58
   Time (s): cpu = 00:02:11; elapsed = 00:02:13. Memory (MB): peak = 1721.133; gain
      =0.000 ; free physical =58414 ; free virtual =305513
   INFO: [v++60-1443] [16:25:36] Run run link: Step cf2sw: Started
60
   INFO: [v++60-1453] Command Line: cf2sw-sdsl /iu home/iu7122/ x/link/int/sdsl.dat
61
      -rtd /iu home/iu7122/
62
   _x/link/int/cf2sw.rtd -nofilter /iu_home/iu7122/_x/link/int/cf2sw_full.rtd -xclbin
      /iu home/iu7122/ x/link/int/
   xclbin orig.xml -o /iu home/iu 7122/ x/link/int/xclbin orig.1.xml
63
   INFO: [v++60-1454] Run Directory: [iu\_home/iu7122/\_x/link/run\_link]
64
   INFO: [v++60-1441] [16:26:00] Run run link: Step cf2sw: Completed
65
   Time (s): cpu = 00:00:22; elapsed = 00:00:24. Memory (MB): peak = 1721.133; gain
66
      =0.000 ; free physical =58395 ; free virtual =305494
   INFO: [v++60-1443] [16:26:00] Run run_link: Step rtd2_system_diagram: Started
67
   INFO: [v++60-1453] Command Line: rtd2SystemDiagram
68
   INFO: [v++60-1454] Run Directory: /iu home/iu7122/ x/link/run link
69
   INFO: [v++60-1441] [16:26:14] Run run link: Step rtd2 system diagram: Completed
   Time (s): cpu = 00:00:00.01; elapsed = 00:00:15. Memory (MB): peak = 1721.133;
71
      gain = 0.000; free physical = 57871; free virtual = 304971
   INFO: [v++60-1443] [16:26:14] Run run link: Step vpl: Started
72
73
   INFO: [v++60-1453] Command Line: vpl-t hw -f xilinx u200 xdma 201830 2 —remote
       _ip_cache /iu_home/iu7122/
   .ipcache —output dir /iu home/iu7122/ x/link/int —log dir
74
       /iu home/iu7122/ x/logs/link —report dir /iu home/iu7122/
   _x/reports/li_nk —config_/iu_home/iu7122/_x/link/int/vplConfig.ini_k
75
      /iu home/iu7122/ x/link/int/kernel info.dat
76
     -webtalk flag Vitis —temp dir /iu home/iu7122/ x/link —no-info —iprepo
      /iu home/iu7122/ x/
   link/int/xo/ip\_repo/mycompany\_com\_kernel\_rtl\_kernel\_wizard\_0\_1\_0 —messageDb
77
      /iu home/iu7122/ x/link/ run link/vpl.pb /iu home/
   iu7122/x/link/int/dr.bd.tcl
78
   INFO: [v++ 60-1454] Run Directory: /iu home/iu7122/ x/link/run link
79
80
81
   ***** vpl v2020.2 (64-bit)
     **** SW Build (by xbuild) on 2020-11-18-05:13:29
82
83
       ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
```

```
84
85
    INFO: [VPL 60-839] Read in kernel information from file
       '/iu home/iu7122/ x/link/int/kernel info.dat'.
    INFO: [VPL 74-74] Compiler Version string: 2020.2
86
87
    INFO: [VPL 60-423]
                         Target device: xilinx u200 xdma 201830 2
88
    INFO: [VPL 60-1032] Extracting hardware platform to
       /iu home/iu7122/ x/link/vivado/vpl/.local/hw platform
89
    WARNING: /data/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
    [16:32:56] Run vpl: Step create project: RUNNING...
90
    [16:33:14] Run vpl: Step create project: Started
91
92
    Creating Vivado project.
    [16:33:58] Run vpl: Step create_project: Completed
93
    [16:33:58] Run vpl: Step create bd: Started
94
95
    [16:35:47] Run vpl: Step create_bd: RUNNING...
    [16:37:30] Run vpl: Step create bd: RUNNING...
96
97
    [16:39:04] Run vpl: Step create bd: RUNNING...
    [16:40:53] Run vpl: Step create bd: RUNNING...
98
99
    [16:42:39] Run vpl: Step create bd: RUNNING...
100
    [16:44:42] Run vpl: Step create bd: RUNNING...
    [16:46:22] Run vpl: Step create bd: RUNNING...
101
102
    [16:47:56] Run vpl: Step create bd: Completed
103
    [16:47:56] Run vpl: Step update bd: Started
104
    [16:47:57] Run vpl: Step create bd: RUNNING...
    [16:48:01] Run vpl: Step update bd: Completed
105
    [16:48:01] Run vpl: Step generate_target: Started
106
107
    [16:49:39] Run vpl: Step generate target: RUNNING...
108
    [16:51:14] Run vpl: Step generate target: RUNNING...
109
    [16:52:46] Run vpl: Step generate target: RUNNING...
110
    [16:54:20] Run vpl: Step generate target: RUNNING...
111
    [16:55:31] Run vpl: Step generate target: Completed
112
    [16:55:31] Run vpl: Step config hw runs: Started
113
    [16:57:06] Run vpl: Step config hw runs: RUNNING...
114
    [16:57:21] Run vpl: Step config hw runs: Completed
115
    [16:57:21] Run vpl: Step synth: Started
    [17:00:38] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
116
117
    [17:01:14] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
118
    [17:01:51] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
    [17:02:27] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
119
120
    [17:03:05] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
121
    [17:03:44] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
122
    [17:04:22] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
123
    [17:04:58] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
124
    [17:05:35] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
125
    [17:06:11] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
126
    [17:06:49] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
127
    [17:07:25] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
128
    [17:08:04] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
```

```
[17:08:39] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
129
130
    [17:09:17] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
131
    [17:09:52] Block-level synthesis in progress, 0 of 61 jobs complete, 8 jobs running.
132
    [17:10:33] Block-level synthesis in progress, 3 of 61 jobs complete, 5 jobs running.
133
    [17:11:08] Block-level synthesis in progress, 5 of 61 jobs complete, 3 jobs running.
134
    [17:11:46] Block-level synthesis in progress, 6 of 61 jobs complete, 2 jobs running.
135
    [17:12:22] Block-level synthesis in progress, 6 of 61 jobs complete, 6 jobs running.
136
    [17:12:58] Block-level synthesis in progress, 6 of 61 jobs complete, 8 jobs running.
137
    [17:13:33] Block-level synthesis in progress, 6 of 61 jobs complete, 8 jobs running.
138
    [17:14:12] Block-level synthesis in progress, 8 of 61 jobs complete, 6 jobs running.
    [17:14:48] Block-level synthesis in progress, 9 of 61 jobs complete, 5 jobs running.
139
140
    [17:15:26] Block-level synthesis in progress, 9 of 61 jobs complete, 6 jobs running.
    [17:16:01] Block-level synthesis in progress, 9 of 61 jobs complete, 7 jobs running.
141
142
    [17:16:38] Block-level synthesis in progress, 10 of 61 jobs complete, 7 jobs running.
    [17:17:13] Block-level synthesis in progress, 10 of 61 jobs complete, 7 jobs running.
143
144
    [17:17:52] Block-level synthesis in progress, 10 of 61 jobs complete, 7 jobs running.
145
    [17:18:28] Block-level synthesis in progress, 10 of 61 jobs complete, 8 jobs running.
146
    [17:19:06] Block-level synthesis in progress, 10 of 61 jobs complete, 8 jobs running.
147
    [17:19:42] Block-level synthesis in progress, 10 of 61 jobs complete, 8 jobs running.
    [17:20:20] Block-level synthesis in progress, 10 of 61 jobs complete, 8 jobs running.
148
149
    [17:20:55] Block-level synthesis in progress, 10 of 61 jobs complete, 8 jobs running.
150
    [17:21:34] Block-level synthesis in progress, 10 of 61 jobs complete, 8 jobs running.
151
    [17:22:11] Block-level synthesis in progress, 10 of 61 jobs complete, 8 jobs running.
    [17:22:49] Block-level synthesis in progress, 12 of 61 jobs complete, 6 jobs running.
152
    [17:23:25] Block-level synthesis in progress, 13 of 61 jobs complete, 5 jobs running.
153
154
    [17:24:03] Block-level synthesis in progress, 13 of 61 jobs complete, 5 jobs running.
155
    [17:24:40] Block-level synthesis in progress, 13 of 61 jobs complete, 8 jobs running.
156
    [17:25:19] Block-level synthesis in progress, 13 of 61 jobs complete, 8 jobs running.
157
    [17:25:55] Block-level synthesis in progress, 14 of 61 jobs complete, 7 jobs running.
    [17:26:34] Block-level synthesis in progress, 16 of 61 jobs complete, 5 jobs running.
158
    [17:27:12] Block-level synthesis in progress, 17 of 61 jobs complete, 4 jobs running.
159
160
    [17:27:50] Block-level synthesis in progress, 18 of 61 jobs complete, 4 jobs running.
161
    [17:28:26] Block-level synthesis in progress, 18 of 61 jobs complete, 6 jobs running.
162
    [17:29:02] Block-level synthesis in progress, 18 of 61 jobs complete, 7 jobs running.
163
    [17:29:35] Block-level synthesis in progress, 18 of 61 jobs complete, 8 jobs running.
164
    [17:30:15] Block-level synthesis in progress, 19 of 61 jobs complete, 7 jobs running.
    [17:30:51] Block-level synthesis in progress, 19 of 61 jobs complete, 7 jobs running.
165
    [17:31:30] Block-level synthesis in progress, 19 of 61 jobs complete, 7 jobs running.
166
167
    [17:32:06] Block-level synthesis in progress, 19 of 61 jobs complete, 8 jobs running.
168
    [17:32:45] Block-level synthesis in progress, 19 of 61 jobs complete, 8 jobs running.
    [17:33:20] Block-level synthesis in progress, 19 of 61 jobs complete, 8 jobs running.
169
170
    [17:33:59] Block-level synthesis in progress, 19 of 61 jobs complete, 8 jobs running.
171
    [17:34:34] Block-level synthesis in progress, 19 of 61 jobs complete, 8 jobs running.
    [17:35:14] Block-level synthesis in progress, 20 of 61 jobs complete, 7 jobs running.
172
173
    [17:35:51] Block-level synthesis in progress, 21 of 61 jobs complete, 6 jobs running.
174
    [17:36:30] Block-level synthesis in progress, 21 of 61 jobs complete, 6 jobs running.
    [17:37:08] Block-level synthesis in progress, 21 of 61 jobs complete, 7 jobs running.
175
```

```
176
    [17:37:47] Block-level synthesis in progress, 21 of 61 jobs complete, 8 jobs running.
177
    [17:38:22] Block-level synthesis in progress, 22 of 61 jobs complete, 7 jobs running.
178
    [17:39:00] Block-level synthesis in progress, 25 of 61 jobs complete, 4 jobs running.
179
    [17:39:36] Block-level synthesis in progress, 26 of 61 jobs complete, 3 jobs running.
180
    [17:40:16] Block-level synthesis in progress, 27 of 61 jobs complete, 5 jobs running.
181
    [17:40:51] Block-level synthesis in progress, 27 of 61 jobs complete, 6 jobs running.
182
    [17:41:31] Block-level synthesis in progress, 28 of 61 jobs complete, 5 jobs running.
183
    [17:42:08] Block-level synthesis in progress, 29 of 61 jobs complete, 6 jobs running.
184
    [17:42:45] Block-level synthesis in progress, 29 of 61 jobs complete, 6 jobs running.
185
    [17:43:22] Block-level synthesis in progress, 30 of 61 jobs complete, 7 jobs running.
186
    [17:43:58] Block-level synthesis in progress, 30 of 61 jobs complete, 7 jobs running.
187
    [17:44:34] Block-level synthesis in progress, 32 of 61 jobs complete, 5 jobs running.
    [17:45:12] Block-level synthesis in progress, 32 of 61 jobs complete, 6 jobs running.
188
189
    [17:45:48] Block-level synthesis in progress, 32 of 61 jobs complete, 6 jobs running.
    [17:46:28] Block-level synthesis in progress, 32 of 61 jobs complete, 8 jobs running.
190
191
    [17:47:03] Block-level synthesis in progress, 32 of 61 jobs complete, 8 jobs running.
192
    [17:47:42] Block-level synthesis in progress, 33 of 61 jobs complete, 7 jobs running.
193
    [17:48:18] Block-level synthesis in progress, 33 of 61 jobs complete, 7 jobs running.
194
    [17:48:57] Block-level synthesis in progress, 33 of 61 jobs complete, 7 jobs running.
195
    [17:49:34] Block-level synthesis in progress, 33 of 61 jobs complete, 8 jobs running.
196
    [17:50:10] Block-level synthesis in progress, 33 of 61 jobs complete, 8 jobs running.
197
    [17:50:46] Block-level synthesis in progress, 34 of 61 jobs complete, 7 jobs running.
198
    [17:51:25] Block-level synthesis in progress, 34 of 61 jobs complete, 7 jobs running.
199
    [17:52:01] Block-level synthesis in progress, 34 of 61 jobs complete, 7 jobs running.
200
    [17:52:40] Block-level synthesis in progress, 36 of 61 jobs complete, 6 jobs running.
201
    [17:53:16] Block-level synthesis in progress, 36 of 61 jobs complete, 6 jobs running.
202
    [17:53:56] Block-level synthesis in progress, 36 of 61 jobs complete, 8 jobs running.
203
    [17:54:32] Block-level synthesis in progress, 36 of 61 jobs complete, 8 jobs running.
204
    [17:55:12] Block-level synthesis in progress, 37 of 61 jobs complete, 7 jobs running.
205
    [17:55:49] Block-level synthesis in progress, 38 of 61 jobs complete, 6 jobs running.
206
    [17:56:27] Block-level synthesis in progress, 39 of 61 jobs complete, 5 jobs running.
207
    [17:57:05] Block-level synthesis in progress, 40 of 61 jobs complete, 5 jobs running.
208
    [17:57:44] Block-level synthesis in progress, 40 of 61 jobs complete, 6 jobs running.
209
    [17:58:20] Block-level synthesis in progress, 40 of 61 jobs complete, 7 jobs running.
210
    [17:58:57] Block-level synthesis in progress, 40 of 61 jobs complete, 8 jobs running.
211
    [17:59:33] Block-level synthesis in progress, 40 of 61 jobs complete, 8 jobs running.
    [18:00:12] Block-level synthesis in progress, 41 of 61 jobs complete, 7 jobs running.
212
213
    [18:00:49] Block-level synthesis in progress, 41 of 61 jobs complete, 7 jobs running.
214
    [18:01:28] Block-level synthesis in progress, 41 of 61 jobs complete, 7 jobs running.
215
    [18:02:04] Block-level synthesis in progress, 41 of 61 jobs complete, 8 jobs running.
    [18:02:43] Block-level synthesis in progress, 41 of 61 jobs complete, 8 jobs running.
216
217
    [18:03:19] Block-level synthesis in progress, 42 of 61 jobs complete, 7 jobs running.
218
    [18:03:57] Block-level synthesis in progress, 42 of 61 jobs complete, 7 jobs running.
219
    [18:04:36] Block-level synthesis in progress, 44 of 61 jobs complete, 5 jobs running.
220
    [18:05:15] Block-level synthesis in progress, 44 of 61 jobs complete, 6 jobs running.
221
    [18:05:52] Block-level synthesis in progress, 45 of 61 jobs complete, 6 jobs running.
    [18:06:31] Block-level synthesis in progress, 45 of 61 jobs complete, 7 jobs running.
222
```

```
223
    [18:07:07] Block-level synthesis in progress, 47 of 61 jobs complete, 5 jobs running.
224
    [18:07:47] Block-level synthesis in progress, 48 of 61 jobs complete, 5 jobs running.
225
    [18:08:26] Block-level synthesis in progress, 50 of 61 jobs complete, 4 jobs running.
226
    [18:09:05] Block-level synthesis in progress, 50 of 61 jobs complete, 5 jobs running.
227
    [18:09:42] Block-level synthesis in progress, 51 of 61 jobs complete, 5 jobs running.
228
    [18:10:22] Block-level synthesis in progress, 51 of 61 jobs complete, 7 jobs running.
229
    [18:11:00] Block-level synthesis in progress, 52 of 61 jobs complete, 6 jobs running.
230
    [18:11:40] Block-level synthesis in progress, 53 of 61 jobs complete, 6 jobs running.
231
    [18:12:18] Block-level synthesis in progress, 53 of 61 jobs complete, 7 jobs running.
232
    [18:12:55] Block-level synthesis in progress, 53 of 61 jobs complete, 7 jobs running.
233
    [18:13:32] Block-level synthesis in progress, 54 of 61 jobs complete, 6 jobs running.
234
    [18:14:13] Block-level synthesis in progress, 54 of 61 jobs complete, 6 jobs running.
    [18:14:52] Block-level synthesis in progress, 55 of 61 jobs complete, 5 jobs running.
235
236
    [18:15:36] Block-level synthesis in progress, 55 of 61 jobs complete, 5 jobs running.
237
    [18:16:14] Block-level synthesis in progress, 55 of 61 jobs complete, 5 jobs running.
238
    [18:16:55] Block-level synthesis in progress, 55 of 61 jobs complete, 5 jobs running.
239
    [18:17:33] Block-level synthesis in progress, 55 of 61 jobs complete, 5 jobs running.
240
    [18:18:13] Block-level synthesis in progress, 55 of 61 jobs complete, 5 jobs running.
241
    [18:18:52] Block-level synthesis in progress, 56 of 61 jobs complete, 4 jobs running.
242
    [18:19:33] Block-level synthesis in progress, 56 of 61 jobs complete, 4 jobs running.
243
    [18:20:11] Block-level synthesis in progress, 57 of 61 jobs complete, 3 jobs running.
244
    [18:20:52] Block-level synthesis in progress, 58 of 61 jobs complete, 2 jobs running.
245
    [18:21:31] Block-level synthesis in progress, 58 of 61 jobs complete, 2 jobs running.
246
    [18:22:15] Block-level synthesis in progress, 58 of 61 jobs complete, 2 jobs running.
247
    [18:22:55] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
248
    [18:23:37] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
249
    [18:24:16] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
250
    [18:24:59] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
251
    [18:25:38] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
252
    [18:26:23] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
253
    [18:27:02] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
254
    [18:27:43] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
255
    [18:28:22] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
256
    [18:29:03] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
257
    [18:29:41] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
258
    [18:30:23] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
259
    [18:31:02] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
260
    [18:31:46] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
261
    [18:32:25] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
262
    [18:33:05] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
    [18:33:44] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
263
264
    [18:34:25] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
265
    [18:35:06] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
    [18:35:47] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
266
267
    [18:36:26] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
268
    [18:37:11] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
    [18:37:51] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
269
```

```
270
    [18:38:31] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
271
    [18:39:10] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
272
    [18:39:52] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
273
    [18:40:31] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
274
    [18:41:12] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
275
    [18:41:52] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
276
    [18:42:33] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
277
    [18:43:11] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
278
    [18:43:52] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
279
    [18:44:32] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
280
    [18:45:15] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
281
    [18:45:55] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
282
    [18:46:37] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
283
    [18:47:17] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
    [18:47:58] Block-level synthesis in progress, 59 of 61 jobs complete, 1 job running.
284
285
    [18:48:37] Block-level synthesis in progress, 60 of 61 jobs complete, 0 jobs running.
286
    [18:49:17] Block-level synthesis in progress, 60 of 61 jobs complete, 0 jobs running.
287
    [18:49:56] Block-level synthesis in progress, 60 of 61 jobs complete, 0 jobs running.
288
    [18:50:40] Block-level synthesis in progress, 60 of 61 jobs complete, 0 jobs running.
289
    [18:51:19] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
290
    [18:51:58] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
291
    [18:52:37] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
292
    [18:53:19] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
293
    [18:53:58] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
294
    [18:54:41] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
295
    [18:55:20] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
296
    [18:56:04] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
297
    [18:56:43] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
298
    [18:57:26] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
299
    [18:58:07] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
    [18:58:49] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
300
301
    [18:59:28] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
302
    [19:00:10] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
303
    [19:00:51] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
304
    [19:01:33] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
305
    [19:02:13] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
306
    [19:02:55] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
307
    [19:03:34] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
    [19:04:18] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
308
309
    [19:04:56] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
    [19:05:38] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
310
311
    [19:06:17] Block-level synthesis in progress, 60 of 61 jobs complete, 1 job running.
312
    [19:06:59] Block-level synthesis in progress, 61 of 61 jobs complete, 0 jobs running.
    [19:07:38] Block-level synthesis in progress, 61 of 61 jobs complete, 0 jobs running.
313
314
    [19:08:20] Block-level synthesis in progress, 61 of 61 jobs complete, 0 jobs running.
315
    [19:09:01] Top-level synthesis in progress.
316
    [19:09:40] Top-level synthesis in progress.
```

```
317
    [19:10:19] Top-level synthesis in progress.
318
    [19:11:02] Top-level synthesis in progress.
319
    [19:11:41] Top-level synthesis in progress.
    [19:12:23] Top-level synthesis in progress.
320
321
    [19:13:04] Top-level synthesis in progress.
322
    [19:13:47] Top-level synthesis in progress.
    [19:14:26] Top-level synthesis in progress.
323
324
    [19:15:08] Top-level synthesis in progress.
325
    [19:15:51] Top-level synthesis in progress.
326
    [19:16:32] Top-level synthesis in progress.
327
    [19:17:12] Top-level synthesis in progress.
328
    [19:17:55] Top-level synthesis in progress.
    [19:18:36] Top-level synthesis in progress.
329
330
    [19:19:23] Top-level synthesis in progress.
    [19:20:03] Top-level synthesis in progress.
331
332
    [19:20:48] Top-level synthesis in progress.
    [19:21:29] Top-level synthesis in progress.
333
334
    [19:22:13] Top-level synthesis in progress.
335
    [19:22:54] Top-level synthesis in progress.
    [19:23:37] Top-level synthesis in progress.
336
337
    [19:24:17] Top-level synthesis in progress.
338
    [19:25:03] Run vpl: Step synth: Completed
339
    [19:25:03] Run vpl: Step impl: Started
    [20:48:30] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform).
340
       Elapsed time: 04h 21m 58s
341
    [20:48:30] Starting logic optimization..
342
343
    [21:01:01] Phase 1 Retarget
344
    [21:05:24] Phase 2 Constant propagation
    [21:06:53] Phase 3 Sweep
345
346
    [21:14:24] Phase 4 BUFG optimization
347
    [21:16:42] Phase 5 Shift Register Optimization
348
    [21:18:13] Phase 6 Post Processing Netlist
    [21:38:11] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 49m
349
       40\,\mathrm{s}
350
    [21:38:11] Starting logic placement..
351
    [21:44:47] Phase 1 Placer Initialization
352
353
    [21:44:47] Phase 1.1 Placer Initialization Netlist Sorting
354
    [22:03:53] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
    [22:14:00] Phase 1.3 Build Placer Netlist Model
355
356
    [22:30:26] Phase 1.4 Constrain Clocks/Macros
    [22:31:19] Phase 2 Global Placement
357
    [22:31:19] Phase 2.1 Floorplanning
358
    [22:35:11] Phase 2.1.1 Partition Driven Placement
359
360
    [22:35:11] Phase 2.1.1.1 PBP: Partition Driven Placement
361
    [22:36:27] Phase 2.1.1.2 PBP: Clock Region Placement
```

```
[22:41:54] Phase 2.1.1.3 PBP: Compute Congestion
362
363
    [22:42:46] Phase 2.1.1.4 PBP: UpdateTiming
    [22:46:05] Phase 2.1.1.5 PBP: Add part constraints
364
365
    [22:46:05] Phase 2.2 Update Timing before SLR Path Opt
366
    [22:47:09] Phase 2.3 Global Placement Core
    [23:18:19] Phase 2.3.1 Physical Synthesis In Placer
367
    [23:32:59] Phase 3 Detail Placement
368
    [23:32:59] Phase 3.1 Commit Multi Column Macros
369
370
    [23:32:59] Phase 3.2 Commit Most Macros & LUTRAMs
371
    [23:40:10] Phase 3.3 Small Shape DP
372
    [23:40:10] Phase 3.3.1 Small Shape Clustering
373
    [23:41:21] Phase 3.3.2 Flow Legalize Slice Clusters
    [23:42:27] Phase 3.3.3 Slice Area Swap
374
375
    [23:47:01] Phase 3.4 Place Remaining
376
    [23:48:10] Phase 3.5 Re—assign LUT pins
377
    [23:50:23] Phase 3.6 Pipeline Register Optimization
    [23:50:23] Phase 3.7 Fast Optimization
378
379
    [23:55:46] Phase 4 Post Placement Optimization and Clean-Up
380
    [23:55:46] Phase 4.1 Post Commit Optimization
    [00:07:14] Phase 4.1.1 Post Placement Optimization
381
    [00:08:22] Phase 4.1.1.1 BUFG Insertion
382
    [00:08:22] Phase 1 Physical Synthesis Initialization
383
384
    [00:11:51] Phase 4.1.1.2 BUFG Replication
    [00:14:51] Phase 4.1.1.3 Replication
385
386
    [00:23:40] Phase 4.2 Post Placement Cleanup
387
    [00:24:51] Phase 4.3 Placer Reporting
    [00:24:51] Phase 4.3.1 Print Estimated Congestion
388
389
    [00:27:10] Phase 4.4 Final Placement Cleanup
390
    [01:55:25] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 04h 17m 14s
391
392
    [01:55:25] Starting logic routing..
393
    [02:03:05] Phase 1 Build RT Design
394
    [02:16:54] Phase 2 Router Initialization
    [02:16:54] Phase 2.1 Fix Topology Constraints
395
    [02:17:41] Phase 2.2 Pre Route Cleanup
396
397
    [02:18:22] Phase 2.3 Global Clock Net Routing
    [02:22:15] Phase 2.4 Update Timing
398
    [02:39:26] Phase 2.5 Update Timing for Bus Skew
399
    [02:39:26] Phase 2.5.1 Update Timing
400
401
    [02:46:10] Phase 3 Initial Routing
    [02:46:10] Phase 3.1 Global Routing
402
403
    [02:51:27] Phase 4 Rip—up And Reroute
    [02:51:27] Phase 4.1 Global Iteration 0
404
    [03:12:14] Phase 4.2 Global Iteration 1
405
    [03:19:50] Phase 4.3 Global Iteration 2
406
407
    [03:25:08] Phase 5 Delay and Skew Optimization
    [03:25:08] Phase 5.1 Delay CleanUp
408
```

```
[03:25:08] Phase 5.1.1 Update Timing
409
410
    [03:34:06] Phase 5.2 Clock Skew Optimization
411
    [03:34:54] Phase 6 Post Hold Fix
412
    [03:34:54] Phase 6.1 Hold Fix Iter
413
    [03:34:54] Phase 6.1.1 Update Timing
414
    [03:41:47] Phase 7 Route finalize
    [03:42:40] Phase 8 Verifying routed nets
415
416
    [03:44:20] Phase 9 Depositing Routes
417
    [03:49:29] Phase 10 Route finalize
    [03:50:20] Phase 11 Post Router Timing
418
419
    [03:59:10] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 02h 03m 44s
420
421
    [03:59:10] Starting bitstream generation..
422
    [06:34:23] Creating bitmap...
    [07:36:12] Writing bitstream ./pfm top i dynamic_region_my_rm_partial.bit...
423
424
    [07:36:12] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 03h
       37m 02s
425
    [07:41:49] Run vpl: Step impl: Completed
426
    [07:42:06] Run vpl: FINISHED. Run Status: impl Complete!
    INFO: [v++60-1441] [07:42:43] Run run link: Step vpl: Completed
427
428
    Time (s): cpu = 01:09:18; elapsed = 15:16:29. Memory (MB): peak = 1721.133; gain
       =0.000 ; free physical =50533 ; free virtual =301013
    INFO: [v++60-1443] [07:42:43] Run run link: Step rtdgen: Started
429
    INFO: [v++60-1453] Command Line: rtdgen
430
    INFO: [v++60-1454] Run Directory: /iu\_home/iu7122/\_x/link/run\_link
431
432
    INFO: [v++ 60-991] clock name 'clkwiz kernel clk out1' (clock ID '0') is being
       mapped to clock name 'DATA CLK' in the xclbin
433
    INFO: [v++ 60-991] clock name 'clkwiz kernel2 clk out1' (clock ID '1') is being
       mapped to clock name 'KERNEL CLK' in the xclbin
    INFO: [v++60-1230] The compiler selected the following frequencies for the runtime
434
       controllable kernel clock(s)
435
    and scalable system clock(s): Kernel (DATA) clock: clkwiz kernel clk out1 = 300,
       Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
436
    INFO: [v++60-1453] Command Line: cf2sw -a
       /iu home/iu7122/ x/link/int/address map.xml - sdsl /iu home/
437
    iu7122/ x/link/int/sdsl.dat -xclbin /iu home/iu7122/ x/link/int/xclbin orig.xml -rtd
       /iu home/iu7122/ x/link/int/
    vinc.rtd -o /iu home/iu7122/ x/link/i nt/vinc.xml
438
    INFO: [v++60-1652] Cf2sw returned exit code: 0
439
440
    INFO: [v++60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado,
       rtdInputFilePath: /iu home/
441
    iu7122/ x/link/int/vinc.rtd
   INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado,
442
       systemDiagramOutputFilePath:
443
     /iu home/iu7122/ x/link/int/systemDiagramModelSlrBaseAddress.json
444
   INFO: [v++60-1618] Launching
   INFO: [v++60-1441] [07:43:02] Run run_link: Step rtdgen: Completed
```

```
Time (s): cpu = 00:00:16; elapsed = 00:00:18. Memory (MB): peak = 1721.133; gain
446
       = 0.000; free physical = 48827; free virtual = 299307
    INFO: [v++60-1443] [07:43:02] Run run link: Step xclbinutil: Started
447
448
    INFO: [v++60-1453] Command Line: xclbinutil —add-section
       DEBUG IP LAYOUT: JSON: /iu home/iu7122
    / x/link/int/debug ip layout.rtd —add-section
449
       BITSTREAM:RAW:/iu home/iu7122/ x/link/int/partial.bit
     -force -target hw -key-value SYS:dfx enable: true -add-section
450
        :JSON:/iu home/iu7122/ x/link/int/
451
    vinc.rtd —append-section :JSON:/iu home/iu7122/ x/
452
    link/int/appendSection.rtd —add-section CLOCK FRE
       Q TOPOLOGY: JSON: /iu\_home/iu7122/\_x/link/
    int/vinc xml.rtd —add-section
453
       BUILD_METADATA: JSON: /iu_home/iu7122/_x/link/int/vinc_build.rtd
454
      -add-sectio n EMBEDDED METADATA:RAW:/iu home/iu7122/ x/link/int/vinc.xml
       -add-section
455
     SYSTEM METADATA:RAW:/iu home/iu7122/ x/link/int/systemDiagramMode
        lSlrBaseAddress.json
456
     -output /iu home/iu7122/workspace/
    Alveo lab1 kernels/src/vitis rtl kernel/rtl kernel wizard 0/vinc.xclbin
457
    INFO: [v++60-1454] Run Directory: [iu\_home/iu7122/\_x/link/run\_link]
458
    XRT Build Version: 2.8.743 (2020.2)
459
           Build Date: 2020-11-16 00:19:11
460
              Hash\ ID:\ 77d5484b5c4daa691a7f78235053fb036829b1e9
461
462
    Creating a default 'in-memory' xclbin image.
463
464
    Section: 'DEBUG IP LAYOUT' (9) was successfully added.
465
         : 440 bytes
    Format : JSON
466
467
         : '/iu home/iu7122/ x/link/int/debug ip layout.rtd'
468
469
    Section: 'BITSTREAM'(0) was successfully added.
    Size
         : 39553054 bytes
470
    Format : RAW
471
         : '/iu home/iu7122/_x/link/int/partial.bit'
472
473
474
    Section: 'MEM TOPOLOGY'(6) was successfully added.
475
    Format : JSON
    File
         : 'mem topology'
476
477
    Section: 'IP_LAYOUT'(8) was successfully added.
478
    Format : JSON
479
    File : 'ip_layout'
480
481
482
    Section: 'CONNECTIVITY'(7) was successfully added.
483
    Format : JSON
484
    File : 'connectivity'
```

```
485
486
    Section: 'CLOCK FREQ TOPOLOGY' (11) was successfully added.
    Size
           : 274 bytes
487
488
    Format : JSON
489
         : '/iu home/iu7122/ x/link/int/vinc xml.rtd'
490
    Section: 'BUILD METADATA' (14) was successfully added.
491
492
           : 3171 bytes
    Format : JSON
493
494
         : '/iu home/iu7122/ x/link/int/vinc build.rtd'
495
    Section: 'EMBEDDED METADATA'(2) was successfully added.
496
497
    Size
           : 2754 bytes
498
    Format : RAW
499
         : '/iu home/iu7122/ x/link/int/vinc.xml'
500
501
    Section: 'SYSTEM METADATA' (22) was successfully added.
502
    Size
          : 5868 bytes
503
    Format : RAW
         : '/iu home/iu7122/ x/link/int/systemDiagramModelSlrBaseAddress.json'
504
505
    Section: 'IP LAYOUT' (8) was successfully appended to.
506
    Format : JSON
507
    File : 'ip layout'
508
509
    Successfully wrote (39575740 bytes) to the output file:
       /iu home/iu7122/workspace/Alveo lab1 kernels/
510
    src/vitis rtl kernel/rtl kernel wizard 0/vinc.xclbin
511
    Leaving xclbinutil.
    INFO: [v++60-1441] [07:43:04] Run run link: Step xclbinutil: Completed
512
    Time (s): cpu = 00:00:00.69; elapsed = 00:00:02. Memory (MB): peak = 1721.133;
513
       gain = 0.000; free physical = 49347; free virtual = 299903
514
    INFO: [v++60-1443] [07:43:04] Run run link: Step xclbinutilinfo: Started
515
   INFO: [v++60-1453] Command Line: xclbinutil —quiet —force —info
       /iu home/iu7122/workspace/
     Alveo lab1 kernels/src/vitis rtl kernel/rtl kernel wizard 0/vinc.xclbin.info
516
        —input /iu home/iu7122/
    workspace/Alveo lab1 kernels/src/vitis rtl kernel/rtl kernel wizard 0/ vinc.xclbin
517
    INFO: [v++60-1454] Run Directory: /iu home/iu7122/ x/link/run link
518
    INFO: [v++60-1441] [07:43:08] Run run link: Step xclbinutilinfo: Completed
519
520
    Time (s): cpu = 00:00:03; elapsed = 00:00:04. Memory (MB): peak = 1721.133; gain
       = 0.000; free physical = 49707; free virtual = 300263
    INFO: [v++60-1443] [07:43:08] Run run link: Step generate sc driver: Started
521
    INFO: [v++60-1453] Command Line:
522
    INFO: [v++ 60-1454] Run Directory: /iu home/iu7122/ x/link/run link
523
    INFO: [v++60-1441] [07:43:08] Run run link: Step generate sc driver: Completed
524
525
    Time (s): cpu = 00:00:00.02; elapsed = 00:00:00.05. Memory (MB): peak = 1721.133;
       gain = 0.000; free physical = 49643; free virtual = 300198
```

```
INFO: [v++60-244] Generating system estimate report...
526
    INFO: [v++60-1092] Generated system estimate report:
527
       /iu home/iu7122/ x/reports/link/
528
    system estimate vinc.xtxt
529
    INFO: [v++ 60-586] Created /iu home/iu7122/workspace/Alveo lab1 kernels/src/
       vitis rtl kernel/
    rtl kernel wizard 0/vinc.ltx
530
    INFO: [v++ 60-586] Created /iu home/iu7122/workspace/Alveo lab1 kernels/src/
531
       vitis rtl kernel/
532
    rtl kernel wizard 0/vinc.xclbin
533
    INFO: [v++60-1307] Run completed. Additional information can be found in:
534
        Guidance: /iu home/iu7122/ x/reports/link/v++ link vinc guidance.html
        Timing Report: /iu home/iu7122/ x/reports/link/imp/
535
536
    impl\_1\_xilinx\_u200\_xdma\_201830\_2\_bb\_locked\_timing\_summary\_routed.rpt
        Vivado Log: /iu home/iu7122/ x/logs/link/vivado.log
537
        Steps Log File: /iu home/iu7122/ x/logs/link/link.steps.log
538
539
540
    INFO: [v++60-2343] Use the vitis analyzer tool to visualize and navigate the
       relevant reports. Run the following command.
541
        vitis analyzer
           /iu_home/iu7122/workspace/Alveo_lab1_kernels/src/vitis_rtl_kernel/
           rtl kernel wizard 0/vinc.xclbin.link summary
    INFO: [v++60-791] Total elapsed time: 15h 22m 0s
542
    INFO: [v++60-1653] Closing dispatch client.
543
```

## Тестирование программы

Изменим содержимое файла host\_example.cpp таким образом, чтобы выполнялось корректное тестирование функции, предложенной в варианте:

Рисунок  $0.1-\Phi$ рагмент кода функции тестирования

### Результаты тестов:

```
i=4086, input=66656, output=66656
i=4087, input=66672, output=66672
i=4088, input=66688, output=66688
i=4089, input=66704, output=66704
i=4090, input=66720, output=66720
i=4091, input=66736, output=66736
i=4092, input=66752, output=66752
i=4093, input=66768, output=66768
i=4094, input=66784, output=66784
i=4095, input=66800, output=66800
INFO: Test completed successfully.
```

Рисунок 0.2 — Результаты тестов

# Вывод

В ходе лабораторной работы были изучены архитектура гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx. Была выполнена генерация ядра ускорителя с последующим синтезом, сборкой и тестированием бинарного модуля ускорителя.