

PIC16C7XX

Programming Specifications for PIC16C7XX OTP MCUs

This document includes the programming specifications for the following devices:

- PIC16C717
- PIC16C770
- PIC16C771
- PIC16C781
- PIC16C782

1.0 PROGRAMMING THE PIC16C7XX

The PIC16C7XX can be programmed using a serial method. In Serial mode, the PIC16C7XX can be programmed while in the users system. This allows for increased design flexibility. This programming specification applies to PIC16C7XX devices in all packages.


1.1 Hardware Requirements

The PIC16C7XX requires two programmable power supplies, one for VDD (2.5V to 6.5V recommended) and one for VPP (12V to 14V). Both supplies should have a minimum resolution of 0.25V.

1.2 Programming Mode

The Programming mode for the PIC16C7XX allows programming of user program memory, special locations used for ID, and the configuration word for the PIC16C7XX.

Pin Diagrams



2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF (8K). Table 2-1 shows actual implementation of program memory in the PIC16C7XX family.

TABLE 2-1: IMPLEMENTATION OF PROGRAM MEMORY IN THE PIC16C7XX

Device	Program Memory Size
PIC16C717	0x000 – 0x7FF (2K)
PIC16C770	0x000 – 0x7FF (2K)
PIC16C771	0x000 – 0xFFF (4K)
PIC16C781	0x000 – 0x3FF (1K)
PIC16C782	0x000 - 0x7FF (2K)

When the PC reaches the last location of the implemented program memory, it will wrap around and address a location within the physically implemented memory (see Figure 2-1).

In Programming mode, the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x000, or 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter Program/Verify mode, as described in Section 2.2.

In the configuration memory space, 0x2000-0x207F or 0x2000-0x20FF are utilized. When in a configuration memory, as in the user memory, the 0x2000-0x2XFF segment is repeatedly accessed as PC exceeds 0x2XFF (Figure 2-1).

A user may store identification information (ID) in four ID locations. The User ID locations are mapped in [0x2000: 0x2003]. These locations read out normally even after the code protection is enabled.

- **Note 1:** All other locations in PICmicro[®] MCU configuration memory are reserved and should not be programmed.
 - 2: Only the low order 4 bits of the User ID locations may be included in the device checksum. See Section 3.3.1 for checksum calculation details.




FIGURE 2-1: PROGRAM MEMORY MAPPING

© 2002 Microchip Technology Inc. Preliminary DS30298D-page 3

2.2 Program/Verify Mode

The Program/Verify mode is entered by holding pins RB6 and RB7 low, while raising MCLR pin from Vss to the appropriate VIHH (high voltage). VDD is then raised from Vss to the appropriate VDD level. Once in this mode, the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program memory. RB6 is a Schmitt Trigger input in this mode.

The sequence that enters the device into the Programming/Verify mode, places all other logic into the RESET state (the MCLR pin was initially at Vss). This means that all I/O are in the RESET state (high impedance inputs).

- Note 1: The MCLR pin should be raised as quickly as possible from VIL to VIHH. This is to ensure that the device does not have the PC incremented while in valid operation range.
 - 2: The MCLR pin must be raised from VIL to VIHH before VDD is applied. This is to ensure that the device does not have the PC incremented while in valid operation range.

2.2.1 PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/output during serial operation. To input a command, the clock pin (RB6) is cycled six times. Each command bit is latched on the falling edge of the clock, with the Least Significant bit (LSb) of the command being input first. The data on pin RB7 is required to have a minimum

setup and hold time (see AC/DC specs), with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1 μs between the command and the data. After this delay, the clock pin is cycled 16 times, with the first cycle being a START bit and the last cycle being a STOP bit. Data is also input and output LSb first. Therefore, during a read operation, the LSb will be transmitted onto pin RB7 on the rising edge of the second cycle, and during a load operation, the LSb will be latched on the falling edge of the second cycle. A minimum 1 μs delay is also specified between consecutive commands.

All commands are transmitted LSb first. Data words are also transmitted LSb first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1 μ s is required between a command and a data word (or another command).

The commands that are available are listed in Table 2-2.

2.2.1.1 Load Configuration

After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14 bits in a "data word" as described above, to be programmed into the configuration memory. A description of the memory mapping schemes for normal operation and Configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the Program/Verify Test mode by taking MCLR low (VIL).

TABLE 2-2: COMMAND MAPPING

Command	Mapping (MSb LSb)					Data	
Load Configuration	0	0	0	0	0	0	0, data(14), 0
Load Data	0	0	0	0	1	0	0, data(14), 0
Read Data	0	0	0	1	0	0	0, data(14), 0
Increment Address	0	0	0	1	1	0	
Begin programming	0	0	1	0	0	0	
End Programming	0	0	1	1	1	0	

Note: The clock must be disabled during In-Circuit Serial Programming™.





FIGURE 2-3: PROGRAM FLOW CHART - PIC16C7XX CONFIGURATION WORD AND ID LOCATIONS



2.2.1.2 Load Data

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the Load Data command is shown in Figure 4-1.

2.2.1.3 Read Data

After receiving this command, the chip will transmit data bits out of the memory currently accessed, starting with the second rising edge of the clock input. The RB7 pin will go into Output mode on the second rising clock edge, and it will revert back to Input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 4-2.

2.2.1.4 Increment Address

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 4-3.

2.2.1.5 Begin Programming

A Load command (Load Configuration or Load Data) must be given before every Begin Programming command. Programming of the appropriate memory (test program memory or user program memory) will begin after this command is received and decoded. Programming should be performed with a series of 100 μ s programming pulses. A programming pulse is defined as the time between the Begin Programming command.

2.2.1.6 End Programming

After receiving this command, the chip stops programming the memory (configuration program memory or user program memory) that it was programming at the time.

2.3 Programming Algorithm Requires Variable VDD

The PIC16C7XX uses an intelligent algorithm. The algorithm calls for program verification at VDDMIN as well as VDDMAX. Verification at VDDMIN ensures good "erase margin". Verification at VDDMAX ensures good "program margin."

The actual programming must be done with VDD in the VDDP range (4.75 - 5.25V).

VDDP = VDD range required during programming.

VDDMIN = minimum operating VDD spec for the part.

VDDMAX = maximum operating VDD spec for the part.

Programmers must verify the PIC16C7XX at its specified VDDMAX and VDDMIN levels. Since Microchip may introduce future versions of the PIC16C7XX with a broader VDD range, it is best that these levels are user selectable (defaults are ok).

Note: Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer, but not a "production" quality programmer.

3.0 CONFIGURATION WORD

The PIC16C7XX family members have several configuration bits. These bits can be programmed (reads '0'), or left unprogrammed (reads '1'), to select various device configurations. Figure 3-1 provides an overview of configuration bits.

3.1 Device ID Word

The device ID word is located at 2006h.

TABLE 3-1: DEVICE ID VALUE

Device	Device ID Value							
Device	Dev	Rev						
PIC16C717	00 1010 110	x xxxx						
PIC16C770	00 1010 111	x xxxx						
PIC16C771	00 1011 000	x xxxx						
PIC16C781	00 1101 010	x xxxx						
PIC16C782	00 1101 011	x xxxx						

FIGURE 3-1: CONFIGURATION WORD FOR PIC16C7XX DEVICE (CONFIG: 2007h)

	CP	CP	BORV1	BORV0	CP	СР	1	BODEN	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0
-	bit13	12	11	10	9	8	7	6	5	4	3	2	1	bit0

bit 13-12: CP: Program Memory Code Protection bits

bit 9-8: 1 = Code protection off

0 = All program memory is protected(2)

bit 11-10: BORV<1:0>: Brown-out Reset Voltage bits

00 = VBOR set to 4.5V

01 = VBOR set to 4.2V

10 = VBOR set to 2.7V

11 = VBOR set to 2.5V

bit 7: Unimplemented: Read as '1'

bit 6: **BODEN**: Brown-out Detect Reset Enable bit⁽¹⁾

1 = Brown-out Detect Reset enabled

0 = Brown-out Detect Reset disabled

bit 5: MCLRE: RA5/MCLR Pin Function Select

1 = RA5/MCLR pin function is \overline{MCLR}

0 = RA5/MCLR pin function is digital input, MCLR internally tied to VDD

bit 4: **PWRTE**: Power-up Timer Enable bit⁽¹⁾

1 = PWRT disabled

0 = PWRT enabled

bit 3: WDTE: Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled

bit 2-0: FOSC<2:0>: Oscillator Selection bits(3)

000 = LP oscillator: Ceramic resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN

001 = XT oscillator: Crystal on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN

010 = HS oscillator: High frequency crystal on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN

011 = EC: I/O function on RA6/OSC2/CLKOUT pin, CLKIN function on RA7/OSC1/CLKIN

100 = INTRC oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN

101 = INTRC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN

110 = ER oscillator: I/O function on RA6/OSC2/CLKOUT pin, Resistor on RA7/OSC1/CLKIN(4)

111 = ER oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, Resistor on RA7/OSC1/CLKIN⁽⁴⁾

Note 1: PIC16C771/770: Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT), regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

PIC16C781/782: Brown-out Reset and Power-up Timer (PWRT) operate independently.

2: All of the CP bits must be given the same value to enable code protection.

3: When the internal oscillator is selected (INTRC or ER), and the part is in RESET, the oscillator is disabled and CLKOUT is held low.

4: PIC16C717/770/771 has ER modes; PIC16C781/782 has external RC modes.

3.2 Embedding Configuration Word and ID Information in the HEX File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the HEX file when loading the HEX file. If configuration word information was not present in the HEX file, then a simple warning message may be issued. Similarly, while saving a HEX file, configuration word and ID information must be included. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is beneficial to the end customer.

3.3 Checksum

3.3.1 CHECKSUM CALCULATIONS

Checksum is calculated by reading the contents of the PIC16C7XX memory locations and adding up the opcodes up to the maximum user addressable location (e.g., 0-0xFFF for the PIC16C771). Any carry bits exceeding 16 bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16C7XX devices is shown in Table 3-2.

The checksum is calculated by summing the following:

- · The contents of all program memory locations
- The configuration word, appropriately masked
- · Masked ID locations (when applicable)

The Least Significant 16 bits of this sum are the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

TABLE 3-2: CHECKSUM COMPUTATION

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and max address
PIC16C717	OFF	SUM[0x000:0x07FF] + CFGW & 0x3F7F	0x377F	0x034D
	ALL	CFGW & 0x3F7F + SUM_ID	0x43FE	0x0FCC
PIC16C770	OFF	SUM[0x000:0x07FF] + CFGW & 0x3F7F	0x377F	0x034D
	ALL	CFGW & 0x3F7F + SUM_ID	0x43FE	0x0FCC
PIC16C771	OFF	SUM[0x000:0x0FFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	ALL	CFGW & 0x3F7F + SUM_ID	0x3BFE	0x07CC
PIC16C781	OFF	SUM[0x000:0x03FF] + CFGW & 0x3F7F	0x3B7F	0x074D
	ALL	CFGW & 3F7F + SUM_ID	0x47FE	0x13CC
PIC16C782	OFF	SUM[0x000:0x07FF] + CFGW & 0x3F7F	0x377F	0x034D
	ALL	CFGW & 0x3F7F + SUM_ID	0x43FE	0x0FCC

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_XNOR7[a:b] = XNOR of the seven high order bits of memory location with the seven low order bits summed over locations a through b inclusive. For example, XNOR(0x3C31)=0x78 XNOR 0c31 = 0x0036.

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the Most Significant nib-ble. For example, ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then SUM_ID = 0x2746.

*Checksum = [Sum of all the individual expressions] MODULO [0xFFFF]

+ = Addition

& = Bitwise AND

| = Bitwise OR

4.0 PROGRAM/VERIFY MODE

TABLE 4-1: AC/DC CHARACTERISTICS
TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

Standard Operating Conditions

Operating Temperature: $+10^{\circ}\text{C} \le \text{TA} \le +40^{\circ}\text{C}$, unless otherwise stated (20°C recommended)

Operating Voltage: $4.5V \le VDD \le 5.5V$, unless otherwise stated

Parameter No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions		
General									
PD1	VDDP	Supply voltage during programming	4.75	5.0	5.25	V			
PD2	IDDP	Supply current (from VDD) during programming	-	-	20	mA			
PD3	VDDV	Supply voltage during verify	VDDMIN	_	VDDMAX	V	(Note 1)		
PD4	VIHH1	Voltage on MCLR/VPP during programming	12.75	-	13.25	V	(Note 2)		
PD5	VIHH2	Voltage on MCLR/VPP during verify	VDD + 4.0	-	13.25	-			
PD6	IPP	Programming supply current (from VPP)	-	-	50	mA			
PD9	VIH	(RB6, RB7) input high level	0.8 VDD	-	-	V	Schmitt Trigger input		
PD8	VIL	(RB6, RB7) input low level	_	-	0.2 VDD	V	Schmitt Trigger input		
Serial Prog	ram Veri	ify							
P1	Tr	MCLR/VPP rise time (Vss to VIHH) for Test mode entry	-	-	8.0	μs			
P2	Tf	MCLR fall time	_	_	8.0	μs			
P3	Tset1	Data in setup time before clock ↓	100	-	-	ns			
P4	Thld1	Data in hold time after clock ↓	100	-	-	ns			
P5	Tdly1	Data input not driven to next clock input (delay required between command/data or command/command)	1.0	-	_	μs			
P6	Tdly2	Delay between clock ↓ to clock ↑ of next command or data	1.0	_	-	μs			
P7	Tdly3	Clock ↑ to date out valid (during read data)	200	-	_	ns			
P8	Thld0	Hold time after MCLR ↑	2	_	_	μs			
P9	TPPDP	Hold time after VPP↑	5			μs			

Note 1: Program must be verified at the minimum and maximum VDD limits for the part.

2: VIHH must be greater than VDD + 4.0V to stay in Programming/Verify mode.

© 2002 Microchip Technology Inc. Preliminary DS30298D-page 11

FIGURE 4-1: LOAD DATA COMMAND (PROGRAM/VERIFY)




FIGURE 4-2: READ DATA COMMAND (PROGRAM/VERIFY)





FIGURE 4-3: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)



Note the following details of the code protection feature on PICmicro® MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, MXLAB, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001

Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338

New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg.

No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd.

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051

Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882

Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

Denmark

Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Microchip Ltd 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

05/16/02