

WPM3401

Single P-Channel, -30V, -4.6A, Power MOSFET

V _{DS} (V)	Max R _{DS} (on) (mΩ)		
-30	53@ V _{GS} =-10V		
	56@ V _{GS} =-4.5V		

Descriptions

The WPM3401 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize onstate resistance. These devices are particularly suited for low voltage application, notebook computer power management and other battery powered circuits where high-side switching.

Features

- Trench Technology
- Supper high density cell design
- Excellent ON resistance for higher DC current
- Small package SOT-23-3L


Applications

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch


www.sh-willsemi.com



SOT-23-3L



Pin configuration (Top view)



WP1= Specific Device Code

U = Date Code

Marking

Order information

Device	Package	Shipping	
WPM3401-3/TR	SOT-23-3L	3000/Reel&Tape	



Absolute Maximum ratings

Parameter	Symbol	10 s	Steady State	Unit	
Drain-Source Voltage		V _{DS}	-30		V
Gate-Source Voltage		V_{GS}		±12	V
Continuous Drain Current ^a	T _A =25°C		-5.5	-4.6	۸
Continuous Diam Current	T _A =70°C	- I _D	-4.4	-3.6	Α
Maximum Dawar Dissination ^a	T _A =25°C	J	1.7	1.3	W
Maximum Power Dissipation ^a	T _A =70°C	P _D	1.1	0.8	VV
Continuous Drain Current ^b	T _A =25°C	I _D	-5.0	-4.2	^
Continuous Drain Current	T _A =70°C		-4.0	-3.4	Α
Maximum Dawar Disaination b	T _A =25°C	P _D	1.4	1.0	10/
Maximum Power Dissipation ^b	T _A =70°C		0.9	0.6	W
Pulsed Drain Current ^c	I _{DM}	-20		Α	
Operating Junction Temperature	T_J	150		°C	
Lead Temperature		T_L	260		°C
Storage Temperature Range	T _{stg}	-55 to 150		°C	

Thermal resistance ratings

Parameter	Symbol	Typical	Maximum	Unit	
Junction-to-Ambient Thermal Resistance ^a	t ≤ 10 s	$R_{\theta JA}$	70	90	
Junction-to-Ambient Thermal Resistance	Steady State		95	125	
lunction to Ambient Thermal Decistors b	t ≤ 10 s	$R_{ heta JA}$	85	105	°C/W
Junction-to-Ambient Thermal Resistance ^D	Steady State		120	150	
Junction-to-Case Thermal Resistance	Steady State	$R_{\theta JC}$	40	60	

- a Surface mounted on FR-4 Board using 1 square inch pad size, 1oz copper
- b Surface mounted on FR-4 board using minimum pad size, 1oz copper
- c Pulse width<380µs, Duty Cycle<2%
- d Maximum junction temperature T_J=150°C.




Electronics Characteristics (Ta=25°C, unless otherwise noted)


Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	BV _{DSS}	$V_{GS} = 0 \text{ V}, I_{D} = -250 \text{uA}$	-30			V	
Zara Cata Valtara Brain Current		$V_{DS} = -24V, V_{GS} = 0V$			-1	uA	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = -24V, V _{GS} = 0V,T _J =85 °C			-5		
Gate-to-source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} = ± 12 V			±100	nA	
ON CHARACTERISTICS							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = -250uA$	-0.5	-1.0	-1.5	V	
On State Drain Current (Pulse) b, c	I _{D(on)}	V _{DS} =-5 V, V _{GS} = -4.5V	-10			Α	
Drain to course On registence b, c		V _{GS} = -10V, I _D = -4.3A		38	53		
Drain-to-source On-resistance b, c	R _{DS(on)}	V _{GS} = -4.5V, I _D = -3.5A		43	56	mΩ	
BODY DIODE CHARACTERISTICS	•						
Forward Voltage	V _{SD}	V _{GS} = 0 V, I _S = -1.0A		-0.75	-1.5	V	
Forward Transconductance	G _{FS}	$V_{DS} = -15V, I_{D} = -4.3A$		13		S	
CAPACITANCES, CHARGES							
Input Capacitance	C _{ISS}	$V_{GS} = 0 V$,		1250			
Output Capacitance	Coss	f = 1.0 MHz,		106		pF	
Reverse Transfer Capacitance	C _{RSS}	V _{DS} = -15V		90			
Total Gate Charge	Q _{G(TOT)}	V 40.V		24.8			
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = -10 \text{ V},$ $V_{DD} = -10 \text{ V},$		1.3		nC	
Gate-to-Source Charge	Q _{GS}	$V_{DD} = -10 \text{ V},$ $V_{DD} = -4.3 \text{A}$		2.2		110	
Gate-to-Drain Charge	Q_{GD}	ID = -4.3A		1.8			
SWITCHING CHARACTERISTICS							
Turn-On Delay Time	td(ON)			10			
Rise Time	tr	$V_{GEN} = -10 \text{ V}, V_{DD} = -15 \text{ V},$ $I_{D} = -1.0 \text{ A}, R_{G} = 6 \Omega, R_{L} = 15 \Omega$		18		ns	
Turn-Off Delay Time	td(OFF)			60			
Fall Time	tf			9			




Typical Characteristics (Ta=25°C, unless otherwise noted)




Drain Current VS Drain-Source voltage




Drain Current vs ON Resistance




Gate-Source Voltage vs ON Resistance



Drain Current VS Gate-Source Voltage




Drain Current VS Source-Drain Current




On-Resistance vs. Junction







Gate Charge Characteristics




Capacitance Characteristics



Maximum Forward Biased Safe Operating Area (Note E)



Single Pulse Power Rating Junction-to-Ambient (Note E)





Normalized Maximum Transient Thermal Impedance



Package outline dimensions

SOT-23-3L






Cramb a l	Dimensions Ir	n Millimeters	Dimensions	In Inches
Symbol	Min	Max	Min	Max
Α	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
С	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
е	0.950	(BSC)	0.037((BSC)
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°



Suggested Land Pattern

SOT-23-3L



Dimensions	Value(mm)
Z	2.9
х	0.8
Y	0.9
С	2.0
E	1.35