

With jumper "strobe select" you can select if strb_0 or strb_1 is used on the bus.
 One FPGA board can drive two sub-racks with both receiving the same data.
 The daughter I/O connection allows to send buffered data to the 2nd sub-rack.
 The FPGA board generates two strobe signals, which can be shifted in time independently,
 to compensate for the different cable lengths between the sub-racks.

by Andi

INO-CNR / LENS

Sheet: /bus connection/

File: bus_connection.sch

Title: FPGA buffer board


Size: A4


Date: 2022-02-07

Rev: v1.4




KiCad E.D.A. kicad 5.1.10-88a1d61d5888ubuntu18.04.1

Id: 2/6





external inputs:
with Schmidt-Trigger
3,2–5.5V, 1MΩhm
high >1.9V, low <0.8V
hysteresis 0.6–0.9V
prop. delay 4–7ns



optional pin compatible output buffers:

74LVC06 = inverting (default)
74LVC07 = non-inverting

note: the firmware is for the default version (inverting).
ask for a changed of the firmware if you need the non-inverting version.

by Andi

INO-CNR / LENS

Sheet: /IO_buffer/

File: IO_buffer.sch

Title: FPGA buffer board


Size: A4

Date: 2022-02-07

KiCad E.D.A. kicad 5.1.10-88a1d61d5888ubuntu18.04.1

Rev: v1.4

Id: 4/6



by Andi

INO-CNR / LENS

Sheet: /daughter connector/

File: daughter_connector.sch

Title: FPGA buffer board



Size: A4

Date: 2022-02-07

KiCad E.D.A. kicad 5.1.10-88a1d61d5888ubuntu18.04.1

Rev: v1.4

Id: 5/6



several choices to connect external clock from buffer board into Cora-Z7 board:
on Cora use JA7/8 PMOD connection as inputs.

1. SD1 = GND: use short SMA coaxial cable from clock_LVDS_in (J24) to JA7/8 on Cora (default).
2. SD1 = 3.3V: use clock_LVDS_P/N via connector J11 to connect clock to JA7/8 on Cora.

A. differential (LVDS 2.5V) clock: requires U12 = LTC6957xMS-2 (default).
leave JP7, JP8 and JP9 open, R36–R39=0Ω, R40 = R41 = 110Ω.
polarity on JA7/8 pins does not matter.

B. single-ended (CMOS 3.3V) clock: requires U12 = LTC6957xMS-3 or -4 versions.
short JP7, JP8 and JP9, R36 = R38 = R39 = 0Ω, R37 open, R40 = R41 = 500Ω.
JA7 = positive, leave JA8 unconnected.

note: you need the right firmware for versions A or B. A is the default, ask if you need B.

by Andi

INO-CNR / LENS

Sheet: /external clock and triggers/

File: ext_clock_trigger.sch

Title: FPGA buffer board

Size: A4

Date: 2022-02-07

Rev: v1.4

KiCad E.D.A. kicad 5.1.10-88a1d61d5888ubuntu18.04.1

Id: 6/6