

Digital Systems Design II  
COEN 313 (FJ-X)

Experiment 3

Andre Hei Wang Law  
4017 5600

Performed on October 18, 2021  
Due on November 1, 2021

“I certify that this submission is my original work and meets the Faculty’s Expectations of Originality”.

Saturday, November 1, 2021

4017 5600



## 1) Modelsim Simulation Results




Figure 1.1. Modelsim Simulation Results for All Possible Inputs




Figure 1.2. Simulation Example with Inputs of “1001” and Outputs “1111”



Figure 1.3. Simulation Example with Inputs of “1100” and Outputs “1100”





Figure 1.3. Simulation Example with Inputs of “1100” and Outputs “1100”

## 2) RTL Schematic Diagrams of the Elaborated and Implemented Circuit





Figure 2.1. Elaborated Schematic of the Circuit




Figure 2.2. Default Implemented Design View




Figure 2.3. Default Implemented Design View (Zoomed In)




Figure 2.4. Schematic View of the Implemented Design




Figure 2.5. Schematic View of the Implemented Design (Zoomed In)




Figure 2.6. Truth Table of LUT3 (left) and LUT4 (right)

### 3) Synthesis and Implementation Log Files by Vivado




Figure 3.1.a. Warning of the Implementation Log Files




Figure 3.1.b. Warning of the Implementation Log Files




Figure 3.1.c. Warning of the Implementation Log Files

```

183 Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1155.059 ; gain = 0.000
184 -----
185 Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
186 Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1155.059 ; gain = 0.000
187 Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1155.059 ; gain = 0.000
188 INFO: [Project 1-571] Find
189 Netlist sorting complete
190 INFO: [Project 1-570] Find
191 INFO: [Opt 31-138] P Find
192 Netlist sorting complete
193 INFO: [Project 1-111] Find
194 No Unisim elements were found
195
196 Synth Design complete
197 INFO: [Common 17-83] Find
198 15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
199 synth_design completed successfully
200 synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1155.059 ; gain = 0.000
201 INFO: [Common 17-1381] The checkpoint 'D:/coen313_simulation/vivado_project_location/last_try_coen313_lab3/last_try_coen313_lab3
202 INFO: [runtcl-4] Executing : report_utilization -file converter_utilization_synth.rpt -pb conv
203 INFO: [Common 17-206] Exiting Vivado at Sun Oct 31 23:17:14 2021...
204

```

Figure 3.2.a. Warning of the Synthesis Log Files

```

198 15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
199 synth_design completed successfully
200 synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1155.059 ; g
201 INFO: [Common 17-1381] The checkpoint 'D:/coen313_simulation/vivado_project_location/last_try_
202 INFO: [runtcl-4] Executing : report_utilization -file converter_utilization_synth.rpt -pb conv
203 INFO: [Common 17-206] Exiting Vivado at Sun Oct 31 23:17:14 2021...
204

```

Figure 3.2.b. Warning of the Synthesis Log Files

The messages, errors and warnings generated by Vivado can be useful in pinpointing problems and help explaining why this area has an issue. These log files are found in the Vivado project directory in which the synthesis log file is under “/.runs/synth\_1/entity\_name.vds” while the implementation log file is under “/.runs/impl\_1/entity\_name.vdi”. The above figure 3.1 and 3.2 are some examples of warning messages encountered during implementation and synthesis, respectively. The importance of these generated messages or warning is to aide the user to locate potential problems and solve them easily by reading the type of error messages. In the long run, unresolved minor warnings can cause unwanted results, thus promoting the user to always solve their “warnings”, “critical warning” and “errors encountered”. The best-case scenario is when the log file indicates that there are zero problems such as the shown synthesis log file in figure 3.2.b.



#### **4) VHDL Code for my Designs**

##### 4.1) VHDL Code Using Signals

```
library IEEE;
```

```
use IEEE.std_logic_1164.all;
```

```
use ieee.std_logic_unsigned.all;
```

```
use ieee.numeric_std.all;
```

```
entity converter is
```

```
port ( sign_mag :    in std_logic_vector (3 downto 0);
```

```
      twos_comp :  out std_logic_vector (3 downto 0));
```

```
end converter;
```

```
architecture if_else of converter is
```

```
begin
```

```
    process (sign_mag)
```

```
    begin
```

```
        if sign_mag(3) = '0' then
```

```
            twos_comp <= sign_mag;
```

```
        else
```

```
            twos_comp <= std_logic_vector(unsigned((not sign_mag) + 1));
```

```
            twos_comp(3) <= '1';
```

```
        end if;
```

```
    end process;
```

```
end if_else;
```


#### 4.2) VHDL Code Using Variables

```
library IEEE;
use IEEE.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity converter is
port ( sign_mag :    in std_logic_vector (3 downto 0);
      twos_comp :  out std_logic_vector (3 downto 0));
end converter;
architecture if_else of converter is
begin
    process (sign_mag)
        variable inv : unsigned(2 downto 0);
        variable temp : std_logic_vector(2 downto 0);
        variable first : std_logic;
        begin
            if sign_mag(3) = '0' then
                first := sign_mag(3);
                temp := sign_mag(2 downto 0);
            else
                first := sign_mag(3);
                inv := unsigned(not sign_mag(2 downto 0));
                inv := inv + 1;
                temp := std_logic_vector(inv);
            end if;
            twos_comp <= first & temp;
        end process;
    end if_else;
```

## 5) Questions

**5.1) What will result (during synthesis) if a signal appears on both sides of the signal assignment operator (<=) within a combinational VHDL process**




Given that a signal appears on both sides of the signal assignment operator within a combinational VHDL process, the combinational feedback will be inferred. In other words, during synthesis, it will be at risk of forming a closed feedback loop and the synthesis will assume the signal values. After synthesising the provided VHDL code as shown on the figure above, there are no warnings except mentioning that 'stone' isn't in the sensitivity list. Since there are no other errors, it can support the argument that during synthesis, the signal value feedback will be inferred.

**5.2) What will happen during simulation if a signal is read from within a combinational process but does not appear in the process sensitivity list?**

When a signal is indicated in the sensitivity list, the process will evaluate its value whenever the signal changes at the end of the process. On the other hand, if the signal is not part of the sensitivity list, the value of the signal can change as many times without having the process re-evaluate what the new outputs should be. In addition, when a process has no sensitivity list, the process will continue to execute until it reaches a wait statement and it will suspend. Knowing this, during simulation, when a signal is read, but is not part of the sensitivity list, no change nor new value of the signal will be available at the end of the process, making the outputs unchanging despite the various combination of inputs.

## 5.3) Simulation of VHDL Code Using Variables



The above figure is the Modelsim simulated design of the VHDL circuit using only variables in which these results are the same as the one shown on figure 1.1. While there is no explicit difference between their output, the main difference lies in their usage and application in the VHDL code where variables can only be used inside the process while signals can also be used outside of them. Also, variables have a stricter syntax format where they need to be defined between “begin” and “process”, while signals can be defined in the architecture. Finally, the most obvious change is the assignment symbol where for variables, it is “:=”, while for signals, it is “<=”. Overall, while the final results are the same, the steps and process to reach them vary depending if the VHDL code was written using signals or variables.