

Digital Systems Design II  
COEN 313 (Section FJ-X)

Experiment 5:  
A Serial Two's Complementer Using ASM Chart and  
Dataphath/Control Unit Design Methodology

Andre Hei Wang Law  
4017 5600

Performed on Monday, November 15, 2021  
Due on Tuesday, December 14, 2021

“I certify that this submission is my original work and meets the Faculty’s Expectations of Originality”.

Tuesday, December 14, 2021

Andre Hei Wang Law

4017 5600



## 1) Objectives

For the final experiment of the course Coen 313, students have a main objective of becoming familiar with the ASM chart, control unit and datapath design methodology. Then, they will also learn to be well-versed in VHDL coding of datapath components and finite state machine at the RTL level.

## 2) VHDL Code

```
library IEEE;
```

```
use IEEE.std_logic_1164.all;
```

```
use IEEE.std_logic_unsigned.all;
```

```
use IEEE.numeric_std.all;
```

```
entity twos_complementer is
```

```
port(  din :  in std_logic_vector(7 downto 0);
```

```
      reset : in std_logic ;
```

```
      clk :  in std_logic ;
```

```
      done_out :          out std_logic ;
```

```
      reg_out :           out std_logic_vector(7 downto 0));
```

```
end twos_complementer ;
```

```
architecture arch_twos of twos_complementer is
```

```
type state_type is (start, loading, lsb_0, lsb_1, invert);
```

```

signal state : state_type;
signal d, shift, load, inc, clr, ld_done, clr_done, flip : std_logic;
signal counter : std_logic_vector(2 downto 0);
signal shift_register, temp_reg : std_logic_vector(7 downto 0);

begin

process(reset, clk, counter, shift_register)
begin

if (reset = '1') then
    counter <= "000";
    state <= start;
elsif (clk'event and clk='1') then
    case state is
        when start =>
            counter <= "000";
            shift_register <= "00000000";
            load <= '1';
            shift <= '0';
            inc <= '0';
            clr <= '1';
            ld_done <= '0';
            clr_done <= '1';
            flip <= '0';
            state <= loading;
        when loading =>
            shift <= '0';
            load <= '0';
            clr <= '0';
            clr_done <= '0';

```

```

    if (counter = "111") then
        ld_done <= '1';
        done_out <= '1';
    else
        if (flip = '1') then
            inc <= '1';
            state <= invert;
        else
            inc <= '1';
            if (shift_register(0) = '1') then
                state <= lsb_1;
            else
                state <= lsb_0;
            end if;
        end if;
    end if;
end if;
when lsb_0 =>
    d <= shift_register(0);
    inc <= '0';
    shift <= '1';
    flip <= '1';
    state <= loading;
when lsb_1 =>
    d <= shift_register(0);
    inc <= '0';
    shift <= '1';
    flip <= '0';
    state <= loading;
when invert =>
    d <= not(shift_register(0));

```

```

        inc <= '0';
        shift <= '1';
        flip <= '0';
        state <= loading;
    when others =>
        end case;
    end if;
end process;

process (clk, inc, clr)
begin
    if (clr = '1') then
        counter <= "000";
        clr <='0';
    end if;
    if (inc = '1') then
        counter <= std_logic_vector(unsigned(counter) + 1);
    end if;
end process;

process (clk, din, d, shift, load)
begin
    if (load = '1') then
        shift_register <= din;
        load <= '0';
    end if;
    if (shift ='1') then
        temp_reg <= shift_register(6 downto 1) & d & shift_register(7);
    end if;

```

```
end process;
```

```
reg_out <= not (temp_reg);
```

```
process (clk, clr_done, ld_done)
```

```
begin
```

```
    if (clr_done = '1') then
```

```
        done_out <= '0';
```


```
        clr_done <= '0';
```

```
    end if;
```

```
end process;
```

```
end architecture;
```

### 3)Simulation Results



### 3.1 Modelsim Simulation Results

## 4) Synthesis and Implementation Log Files

```
# twos_complementer.vds
1 #
2 # Vivado v2021.1 (64-bit)
3 # SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
4 # IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
5 # Start of session at: Tue Dec 14 10:40:45 2021
6 # Process ID: 2740
7 # Current directory: D:/coen313_simulation/vivado_project_location/lab5/lab5.runs/synth_1
8 # Command line: vivado.exe -log twos_complementer.vds -product Vivado -mode batch -messageDb vivado
9 # Log file: D:/coen313_simulation/vivado_project_location/lab5/lab5.runs/synth_1/twos_complementer.v
10 # Journal file: D:/coen313_simulation/vivado_project_location/lab5/lab5.runs/synth_1/vivado.jou
11 #
12 source twos_complementer.tcl -notrace
13 Command: synth_design -top twos_complementer -part xc7a100tcsg324-1
14 Starting synth_design
15 Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
16 INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
17 INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
18 INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
19 INFO: [Synth 8-7075] Helper process launched with PID 12952
20
21 Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1150.781
22
23 INFO: [Synth 8-638] synthesizing module 'twos_complementer' [D:/coen313_simulation/modelsim/work/lab
24 WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [I
25 WARNING: [Synth 8-614] signal 'shift_register' is read in the process but is not in the sensitivity
26 INFO: [Synth 8-256] done synthesizing module 'twos_complementer' (1#1) [D:/coen313_simulation/model:
27
28 Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1150.781
29
30
31 Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak =
32
33
34 Start Loading Part and Timing Information
35
36 Loading part: xc7a100tcsg324-1
37
38 Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memo
39
40 INFO: [Device 21-403] Loading part xc7a100tcsg324-1
41 INFO: [Synth 8-803] inferred FSM for state_register_tstate_reg in module 'twos_complementer'
```

### 4.1.a Beginning of Synthesis Log File

```
# twos_complementer.vds
220 |12 |IBUF | 10|
221 |13 |OBUF | 9|
222 +-----+
223
224 Report Instance Areas:
225 +-----+
226 | Instance | Module | Cells |
227 +-----+
228 |1 |top | | 79|
229 +-----+
230
231 Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak =
232
233 Synthesis finished with 0 errors, 31 critical warnings and 9 warnings.
234 Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak =
235 Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak =
236 INFO: [Project 1-571] Translating synthesized netlist
237 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1150.
238 INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
239 INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
240 INFO: [Project 1-570] Preparing netlist for logic optimization
241 INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
242 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1150.
243 INFO: [Project 1-111] Unisim Transformation Summary:
244 A total of 19 instances were transformed.
245 LD => LDCE: 19 instances
246
247 Synth Design complete, checksum: 99dbca64
248 INFO: [Common 17-83] Releasing license: Synthesis
249 16 Infos, 9 Warnings, 31 Critical Warnings and 0 Errors encountered.
250 synth_design completed successfully
251 synth_design : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1150.781 ; gain =
252 INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
253 INFO: [Common 17-1381] The checkpoint 'D:/coen313_simulation/vivado_project_location/lab5/lab5.runs,
254 INFO: [runtcl-4] Executing : report_utilization -file twos_complementer_utilization_synth.rpt -pb t
255 INFO: [Common 17-206] Exiting Vivado at Tue Dec 14 10:41:03 2021...
```

### 4.1.b Example of a Synthesis Log File Warning Messages

```

1 #-----
2 # Vivado v2021.1 (64-bit)
3 # SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
4 # IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
5 # Start of session at: Tue Dec 14 10:44:18 2021
6 # Process ID: 13432
7 # Current directory: D:/coen313_simulation/vivado_project_location/lab5/lab5.runs/impl_1
8 # Command line: vivado.exe -log twos_complementer.vdi -applog -product Vivado -messageDb vivado.pb
9 # Log file: D:/coen313_simulation/vivado_project_location/lab5/lab5.runs/impl_1/twos_complementer.v
10 # Journal file: D:/coen313_simulation/vivado_project_location/lab5/lab5.runs/impl_1/vivado.jou
11 #-----
12 source twos_complementer.tcl -notrace
13 Command: link_design -top twos_complementer -part xc7a100tcsq324-1
14 Design is defaulting to srcset: sources_1
15 Design is defaulting to constrset: constrs_1
16 INFO: [Device 21-403] Loading part xc7a100tcsq324-1
17 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1150.902 ; gain = 0.000
18 INFO: [Project 1-479] Netlist was created with Vivado 2021.1
19 INFO: [Project 1-570] Preparing netlist for logic optimization
20 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1150.902 ; gain = 0.000
21 INFO: [Project 1-111] Unisim Transformation Summary:
22 No Unisim elements were transformed.
23
24 4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
25 link_design completed successfully
26 link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1150.902 ; gain = 0.000
27 Command: opt_design
28 Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
29 INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
30 Running DRC as a precondition to command opt_design
31
32 Starting DRC Task
33 INFO: [DRC 23-27] Running DRC with 2 threads
34 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net clr_done has multiple drivers: clr_done_reg/Q, and clr_done_reg/Q
35 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net done_out_OBUF has multiple drivers: done_out_reg/Q, and done_out_reg/Q
36 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net load has multiple drivers: load_reg_0/Q, and load_reg_0/Q
37 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[0] has multiple drivers: shift_register[0] and shift_register[0]
38 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[1] has multiple drivers: shift_register[1] and shift_register[1]
39 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[2] has multiple drivers: shift_register[2] and shift_register[2]
40 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[3] has multiple drivers: shift_register[3] and shift_register[3]
41 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[4] has multiple drivers: shift_register[4] and shift_register[4]
42 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[5] has multiple drivers: shift_register[5] and shift_register[5]
43 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[6] has multiple drivers: shift_register[6] and shift_register[6]
44 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[7] has multiple drivers: shift_register[7] and shift_register[7]
45 INFO: [Project 1-461] DRC finished with 11 Errors
46 INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
47 ERROR: [Vivado Tcl 4-78] Error(s) found during DRC. Opt_design not run.
48
49 Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 1150.902 ; gain = 0.000
50 INFO: [Common 17-83] Releasing license: Implementation
51 9 Infos, 0 Warnings, 0 Critical Warnings and 12 Errors encountered.
52 opt_design failed
53 ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.
54
55

```

## 4.2.a Beginning of Implementation Log File

```

14 Design is defaulting to srcset: sources_1
15 Design is defaulting to constrset: constrs_1
16 INFO: [Device 21-403] Loading part xc7a100tcsq324-1
17 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1150.902 ; gain = 0.000
18 INFO: [Project 1-479] Netlist was created with Vivado 2021.1
19 INFO: [Project 1-570] Preparing netlist for logic optimization
20 Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1150.902 ; gain = 0.000
21 INFO: [Project 1-111] Unisim Transformation Summary:
22 No Unisim elements were transformed.
23
24 4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
25 link_design completed successfully
26 link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1150.902 ; gain = 0.000
27 Command: opt_design
28 Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
29 INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
30 Running DRC as a precondition to command opt_design
31
32 Starting DRC Task
33 INFO: [DRC 23-27] Running DRC with 2 threads
34 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net clr_done has multiple drivers: clr_done_reg/Q, and clr_done_reg/Q
35 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net done_out_OBUF has multiple drivers: done_out_reg/Q, and done_out_reg/Q
36 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net load has multiple drivers: load_reg_0/Q, and load_reg_0/Q
37 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[0] has multiple drivers: shift_register[0] and shift_register[0]
38 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[1] has multiple drivers: shift_register[1] and shift_register[1]
39 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[2] has multiple drivers: shift_register[2] and shift_register[2]
40 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[3] has multiple drivers: shift_register[3] and shift_register[3]
41 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[4] has multiple drivers: shift_register[4] and shift_register[4]
42 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[5] has multiple drivers: shift_register[5] and shift_register[5]
43 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[6] has multiple drivers: shift_register[6] and shift_register[6]
44 ERROR: [DRC MDRV-1] Multiple Driver Nets: Net shift_register[7] has multiple drivers: shift_register[7] and shift_register[7]
45 INFO: [Project 1-461] DRC finished with 11 Errors
46 INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
47 ERROR: [Vivado Tcl 4-78] Error(s) found during DRC. Opt_design not run.
48
49 Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 1150.902 ; gain = 0.000
50 INFO: [Common 17-83] Releasing license: Implementation
51 9 Infos, 0 Warnings, 0 Critical Warnings and 12 Errors encountered.
52 opt_design failed
53 ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.
54
55

```

## 4.2.b Example of an Implementation Log File Warning Messages



### 5) Bit File



## 6) Questions

6.1) Examine the .vds log file contained in the synth\_1 directory created by the Xilinx Vivado tools. Your design contains a finite state machine. Comment on the state encoding used by the synthesis tool.

```
40 INFO: [Device 21-403] Loading part xc7a100tcsq324-1
41 INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'twos_complementer'
42 WARNING: [Synth 8-327] inferring latch for variable 'done_out_reg' [D:/coen313_simulation/modelsim/work/lab_5.vhdl:115]
43 -----
44 | State | New Encoding | Previous Encoding |
45 -----
46 | start | 00001 | 000
47 | loading | 00010 | 001
48 | invert | 00100 | 100
49 | lsb_1 | 01000 | 011
50 | lsb_0 | 10000 | 010
51 -----
```

Figure 6.1 Encoding State from the Synthesis Log File

This is a one-hot state encoding. This can be deduced based on the fact that the “new encoding” section has as many encodings as there are of bits in which only one of them are “ON” while the rest remains “OFF”.

6.2) Comment on the advantages/disadvantages of a binary state encoding vs. a one-hot state encoding. Do other state encoding techniques exist?

The advantage of binary state encoding is that the encoding is a straightforward. The assigned values go sequentially to the states in which as few bits are used to encode these states. On the other hand, a one-hot state encoding uses one ON bit and remaining OFF bits to represent the current state. The overall total of bits used is excessively larger than the binary state encoding. However, its strength lies with its simplification where the stimulus logic for the flip flops doesn't need to be decoded as the bits itself are the states. Yes, there exists another encoding technique and it is called the “Gray Encoding” which consists of a sequence of one-bit changes between one value to the next one. Its advantage is that this technique uses less amounts of bits.

6.3) Consider a datapath which contains a register which has a control signal called “LOAD\_MICK” which acts as a synchronous load control signal for the register. Explain by means of a timing diagram and in words the error contained in the following ASM chart (Figure 3):

The error of figure 3 is that “LOAD\_MICK” should not be inside Keith while its condition expression, “MICK = 6”, is below. Rather, we should load the signal first by means the synchronous load control signal, then go through the Keith state and its condition expressions.