

Datasheet

Quad high-side smart power solid-state relay



Features

- Operating output current: 0.7 A (VN340SP-E) or 1 A (VN340SP-33-E)
- Digital I/O clamped at 32 V minimum voltage
- · Shorted load and overtemperature protections
- Protection against loss of ground
- · Built-in current limiter
- · Undervoltage shutdown
- Open drain diagnostic output
- · Fast demagnetization of inductive loads
- Conforms to IEC 61131-2

Product status link

VN340SP-E & VN340SP-33-E

Product label



Applications

- Vending machines
- Industrial PC peripheral input/output
- Numerical control machines
- · General high-side switch applications

Description

VN340SP-E & VN340SP-33-E are monolithic devices developed using STMicroelectronics' VIPower technology, intended to drive four independent resistive or inductive loads with one side connected to ground. Active current limitation prevents dropping of the system power supply in case of shorted load. Built-in thermal shutdown protects the chip from overtemperature and short-circuit. The open drain diagnostic output indicates overtemperature conditions. Each I/O is pulled down when the overtemperature condition of the relative channel is verified.



1 Block diagram

VCC EΡ Driver1 Undervoltage 1 OUTPUT1 ILIM1 1/0 1 10 Driver2 9 1/02 2 OUTPUT2 ILIM2 Control 8 1/03 Logic Driver3 1/04 3 OUTPUT3 ILIM3 DIAG 6 Driver4 4 OUTPUT4 Over-temp x4 ILIM4

5

GND

Figure 1. Block diagram

DS4346 - Rev 5 page 2/20



2 Pin connection

Figure 2. Connection diagram (top view)





Figure 3. Current and voltage conventions



DS4346 - Rev 5 page 3/20



3 Maximum ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	Power supply voltage	45	٧
-V _{CC}	Reverse supply voltage	-4	٧
I _{OUT}	Output current	Internally limited	Α
I _R	Reverse output current (per channel)	-6	Α
I _{IN}	Input current range	-1 to +10	mA
I _{DIAG}	Diag pin current	-1 to +10	mA
V _{ESD}	Electrostatic discharge (R = 1.5 kΩ; C = 100 pF)	2000	٧
	Single pulse avalanche energy, one channel active, T_J = 125 °C, I_{LOAD} = 0.625 A	10	J
E _{AS}	Single pulse avalanche energy all channels active simultaneously, T_J = 125 $^{\circ}$ C, I_{LOAD} = 0.625 A	2	J
P _{TOT}	Power dissipation at T _C = 25 °C	Internally limited	W
TJ	Junction operating temperature	Internally limited	°C
T _{STG}	Storage temperature	-55 to 150	°C

Table 2. Thermal data

Symbol	Parameter	Max Value	Unit
R _{th(JC)}	Thermal resistance junction-case (1)	3	°C/W
R _{th(JA)}	Thermal resistance junction-ambient (2)	50	°C/W

^{1.} Per channel.

DS4346 - Rev 5 page 4/20

^{2.} When mounted on a four-layer FR4, with the minimum recommended pad size.



4 Electrical characteristics

10 V < V $_{CC}$ < 36 V; -40 $^{\circ}C$ < T $_{J}$ < 125 $^{\circ}C$; unless otherwise specified

Table 3. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V_{CC}	Supply voltage		10		36	V
		I _{OUT} = 0.5 A @ T _J = 25 °C			0.2	
R _{DS(on)}	On-state resistance	I _{OUT} = 0.5 A @ T _J = 85 °C			0.32	Ω
		I _{OUT} = 0.5 A @ T _J = 125 °C			0.4	
I-	Cupply ourrant	All channels in OFF-state			1	m 1
Is	Supply current	V _{IN} = 30 V, I _{OUT} = 0 V, T _J = 125 °C			6	mA
V _{OL}	Low state output voltage	$V_{IN} = V_{IL}; R_{LOAD} > = 10 M\Omega$			1.5	V
I _{LGND}	Output current at turn-off	$V_{CC} = V_{IN} = V_{GND} = V_{STAT} = 18 \text{ to } 30$ V, $T_A = -25 \text{ °C to } 85 \text{ °C}$			2	mA
V _{demag}	Demagnetization voltage	I _{OUT} = 0.5 A; L _{LOAD} >= 1 mH	V _{CC} -65	V _{CC} -55	V _{CC} -45	V

Table 4. Switching (V_{CC} = 24 V, T_J = 25 °C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(ON)}	Turn-on delay time			52	100	
t _r	Rise time of output current	I _{OUT} = 0.5 A, resistive load, input rise		94	250	
t _{d(OFF)}	Turn-off delay time of output current	time < 0.1 µs		34	50	μs
t _f	Fall time			8	20	

Table 5. Logic inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IL}	I/O input low level voltage				2	V
V _{IH}	I/O input high level voltage		3.5			V
V _{I(HYST)}	I/O input hysteresis voltage			0.5		V
I _{IN}	I/O input current	V _{IN} = 30 V			25	μΑ
V _{ICL}	I/O input alama valtaga(1)	I _{IN} = 1 mA	32	36		V
V ICL	I/O input clamp voltage ⁽¹⁾	I _{IN} = -1 mA		-0.7		V

^{1.} The input voltage is internally clamped at 32 V minimum, the input pins can be connected to a higher voltage by an external resistor, which cannot exceed 10 mA

DS4346 - Rev 5 page 5/20



Table 6. Protection and diagnostic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{DIAG} ⁽¹⁾	Status voltage output low	I _{DIAG} = 5 mA (fault condition)			1	V
V	Ctatus alama valtaga	I _{DIAG} = 1 mA	32	36		V
V_{SCL}	Status clamp voltage	I _{DIAG} = -1 mA		-0.7		V
V _{USD}	Undervoltage shutdown		5		8	V
I	DC short-circuit current	$V_{CC} = 24 \text{ V; R}_{1.0\text{AD}} < 10 \text{ m}\Omega$	0.7(2)		2	А
I _{lim}	DC Short-circuit current	VCC - 24 V, INLOAD V TO HIZZ	1 ⁽³⁾		2	_ ^
I _{OVPK}	Peak short-circuit current	V_{CC} = 24 V; V_{IN} = 30 V; R_{LOAD} < 10 $m\Omega$			4	А
I _{DIAGH}	Leakage on DIAG pin in high state	V _{DIAG} = 24 V			25	μA
I _{LOAD}	Output leakage current	V_{CC} = 10 to 36 V; V_{IN} = V_{IL}			50	μA
t _{SC}	Delay time of current limiter				100	μs
T _{TSD}	Junction shutdown temperature		150	170		°C
T _R	Junction reset temperature		135	155		°C

- 1. Status determination > 100 μ s after the switching edge.
- 2. VN340SP-E
- 3. VN340SP-33-E

Note:

If the INPUT pin is left floating the corresponding channel automatically switches off. If GND pin is disconnected the channel switches off provided that V_{CC} does not exceed 36 V.

DS4346 - Rev 5 page 6/20



5 Test circuits

Figure 4. Avalanche energy test circuit






Figure 5. Peak short-circuit test diagram



DS4346 - Rev 5 page 7/20



Figure 6. I_{LGND} test configuration



DS4346 - Rev 5 page 8/20



Switching time waveforms and truth table

Figure 7. Switching waveforms





Figure 8. Switching parameter test conditions



DS4346 - Rev 5 page 9/20




Conditions	MCOUTn	I/On	OUTPUTn	Diagnostic
Normal aparation	L	L	L	Н
Normal operation	Н	Н	Н	Н
Junction overtemperature	L	L	L	Н
	Н	L	L	L
l la den jelke ne	L	L	L	H ⁽¹⁾
Undervoltage	Н	Н	L	H ⁽¹⁾
	L	L	L	Н
Shorted load (current limitation)	Н	Н	H ⁽²⁾	Н

Table 7. Truth table

- 1. DIAG pin is considered pulled-up at application voltage level
- 2. $V_{OUT} = R_{LOAD} \times I_{LIM}$

Figure 9. Driving circuit



Notes:

- The I/O_S are internally pulled-down
- R_{EXT} is for enhancement of EMI robustness

DS4346 - Rev 5 page 10/20




Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Figure 10. PowerSO-10 package outline

7.1 PowerSO-10 package information



DS4346 - Rev 5 page 11/20



Table 8. PowerSO-10 package mechanical data

Dim.		mm	
DIM.	Min.	Тур.	Max.
A1	0	0.05	0.08
A2	3.45	3.5	3.55
A3	1.24	1.28	1.32
A4	0.15	0.2	0.25
а		0.2	
b	0.4	0.45	0.5
С	0.24	0.27	0.3
D	9.45	9.52	9.59
D1	7.42	7.5	7.58
d	0	0.04	0.09
E	13.9	14.1	14.3
E1 ⁽¹⁾	9.33	9.4	9.47
E2	7.4	7.42	7.5
E3	5.95	6.1	6.25
е	1.22	1.27	1.32
e1		5.08	
F		0.5	
G		1.2	
L	0.85	1	1.1
R1			0.25
R2		0.8	
Т	3 deg	5 deg	7 deg
T1		6 deg	
T2		10 deg	

^{1.} Resin protrusions are not included (max. value 0.15 mm per side)

DS4346 - Rev 5 page 12/20



7.2 PowerSO-10 packing information

SECTION A-A
TOP COVER TAPE

T
Bo 6.5 2.1

Figure 11. PowerSO-10 career tape outline

Note: Drawing is not in scale

Table 9. PowerSO-10 career tape dimension mechanical data

Dim.		mm	
	Min.	Тур.	Max.
A0	14.9	15.0	15.1
В0	9.9	10.0	10.1
K0	4.15	4.25	4.35
F	11.4	11.5	11.6
E	1.65	1.75	1.85
W	23.7	24.0	24.3
P2	1.9	2.0	2.1
P0	3.9	4.0	4.1
P1	23.9	24.0	24.1
Т	0.025	0.30	0.35
D(Ø)	1.50	1.55	1.60

Note: 10 sprocket hole pitch cumulative tolerance ±0.2 mm

DS4346 - Rev 5 page 13/20






Figure 12. PowerSO-10 reel outline

Note: Drawing is not in scale

Table 10. PowerSO-10 reel dimension mechanical data

Dim.		mm	
Diiii.	Min.	Тур.	Max.
Α			330
В	1.5		
С	12.8	13	13.2
D	20.2		
N	60		
G	23.7	24.4	
Т			30.4

Note: 10 sprocket hole pitch cumulative tolerance ±0.2 mm

Table 11. PowerSO-10 base and bulk quantity

Base quantity	Bulk quantity
600	600

DS4346 - Rev 5 page 14/20



8 Ordering information

Table 12. Ordering information

Part Number	Package	Packaging
VN340SP-E		Tube
VN340SPTR-E	PowerSO-10	Tape and reel
VN340SP-33-E	Power50-10	Tube
VN340SPTR-33-E		Tape and reel

DS4346 - Rev 5 page 15/20



Revision history

Table 13. Document revision history

Date	Revision	Changes
05-Sep-2005	1	Initial release.
19-Mar-2007	2	Document reformatted, typo in note 1.
22-Aug-2008	3	Updated table 9.
07-Sep-2015	4	Updated the table of absolute maximum ratings.
1-Sep-2022	5	Merged VN340SP-33 and VN340SP DS; some minor changes

DS4346 - Rev 5 page 16/20



Contents

1	Blo	ck diagram	2
2	Pin	connection	3
3	Max	ximum ratings	4
4	Elec	ctrical characteristics	5
5	Tes	t circuits	7
6	Swi	itching time waveforms and truth table	9
7	Pac	kage information	11
	7.1	PowerSO-10 package information	11
	7.2	PowerSO-10 packing information	13
8	Ord	lering information	15
Rev	/ision	ı history	16
List	t of ta	ables	18
List	t of fig	gures	19





List of tables

Table 1.	Absolute maximum ratings	4
Table 2.	Thermal data	4
Table 3.	Power section	5
Table 4.	Switching (V _{CC} = 24 V, T _J = 25 °C)	5
Table 5.	Logic inputs	
Table 6.	Protection and diagnostic	6
Table 7.	Truth table	
Table 8.	PowerSO-10 package mechanical data	12
Table 9.	PowerSO-10 career tape dimension mechanical data	13
Table 10.	PowerSO-10 reel dimension mechanical data	14
Table 11.	PowerSO-10 base and bulk quantity	14
Table 12.	Ordering information	15
Table 13.	Document revision history	16





List of figures

Figure 1.	Block diagram	2
Figure 2.	Connection diagram (top view)	3
Figure 3.	Current and voltage conventions	3
Figure 4.	Avalanche energy test circuit	7
Figure 5.	Peak short-circuit test diagram	7
Figure 6.	I _{LGND} test configuration	8
Figure 7.	Switching waveforms	9
Figure 8.	Switching parameter test conditions	9
Figure 9.	Driving circuit	. 10
Figure 10.	PowerSO-10 package outline	. 11
Figure 11.	PowerSO-10 career tape outline	. 13
Figure 12.	PowerSO-10 reel outline	. 14



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

DS4346 - Rev 5 page 20/20