

CE219940 – PSoC 6 MCU Multiple DMA Concatenation

Objective

This example demonstrates how to use DMA to combine data from multiple inputs and store it in a memory array on a PSoC® 6 MCU device.

Overview

This example demonstrates the use of multiple concatenated DMA channels to manipulate memory, with no CPU usage. The incoming data from the UART is packed into 5-byte packets and stored in a memory array, along with a timestamp from the RTC. When four packets of data are stored, they are echoed back to the UART using DMA.

Requirements

Tool: PSoC Creator™ 4.2

Programming Language: C (ARM® GCC 5.4-2016-q2-update)

Associated Parts: All PSoC 6 parts
Related Hardware: CY8CKIT-062 BLE

Design

This code example uses three DMA channels, a UART, and an RTC to timestamp incoming data and store it in a memory array. Figure 1 shows the PSoC Creator schematic for this project.

The RTC is configured with a start date of March 30th 2017, at 12:00 pm, and will generate an interrupt every second to update the RTC buffer. As a result, the buffer always contains a timestamp string in the following format: "\r\nhh:mm:ss mm/dd/yy ".

The RxDma Component configures two descriptors to concatenate the data from the RTC and the UART. The first descriptor copies the RTC timestamp when the first byte in the UART arrives in the data buffer. Afterwards, the DMA channel switches to the second descriptor, which moves the incoming data from the UART into the same buffer. After five bytes of data, the descriptor chain resets and the MemoryDma descriptor is triggered.

To handle 2D arrays, the MemoryDma descriptor implements an X and Y loop. The X loop determines the number of bytes moved in each Y loop. The Y loop manages the destination address. An X loop is performed every time the MemoryDma is triggered, moving a complete data buffer (time stamp plus data) into the memory array. The Y loop is configured to be four X loops. When complete, the descriptor is reset and the TxDma descriptor is enabled.

The TxDma descriptor also implements an X and Y loop to read the memory array. It sends the entire memory array to the UART. The TxDma is triggered by the UART-TX-FIFO-is-empty signal until the Y loop has been completed. Afterwards, it is disabled and must be enabled again by the MemoryDma.

The UART is configured to trigger the RxDma process every time data is received, and to continuously trigger the TxDma when there is no data in the TX FIFO buffer. The interrupts are configured to show FIFO overflows, going into an infinite loop within the interrupt service routine.



RTC RTC Buffer[20] RTC RTC RxDma Descriptor 1 DMA **MEMORY** RTC Interrupt RxDma
DMA Ch Concatenated Data Buffer [25] RTC[0] tr_in tr_out interrupt RxDma_int **UART** RxDma Descriptor 2 RTC[19] UART UARTData[0] XXXA UART MemoryDma DMA Ch interrupt UARTError_int UARTData[4] MemoryDma rx_dma Descriptor 1 tr_in Memory Array [4][25] tx_dma interrupt MemDma_int Α C. Data Buffer [0] Standard RTC[0] RTC[0] TxDma Settings: 115200 bauds, DMA Ch UARTData[4] C. Data Buffer [4] 8 bits, 1 stop bit, 0 0 0 A UARTData[4]
C. Data Buffer [3] tr_in no parity, no flow control interrupt TxDma_int TxDma RTC[0] RTC[0] Descriptor 1 RTC[19] UARTData[0] RTC[19] UARTData[0] UARTData[4] Interrupts Legend UARTError_int — UART_INT X X X A Word to Byte transfer RxDma_int—RX_DMA_INT A Data MemDma_int —____MEMORY_DMA_INT 0 0 0 A Byte to Word transfer X Dont Care 0 Write '0' TxDma_int ----TX_DMA_INT A Byte to Byte transfer

Figure 1. Project Schematic



Figure 2 shows the firmware flow of the code example. After a reset, CM0+ must activate the CM4 core. The CM4 core then initializes the peripherals and handles the interrupts. The code example requires almost no CPU usage.




Figure 2. Firmware Flowchart

Design Considerations

This code example runs on CY8CKIT-062-BLE, which has a PSoC 63 MCU device. To port the design to other PSoC 6 MCU devices and kits, change the target device using PSoC Creator **Project** > **Device Selector**, and pin assignments in the **Design Wide Resources** window.

The software configuration of the DMA and RTC Components is in the respective Configure___ functions. This code can be easily copied, with a few modifications, into other designs to get RTC and DMA functionality.



Hardware Setup

No special hardware setup is required for CY8CKIT-062-BLE.

Leave the switches and jumpers in their default positions. Default positions of relevant switches are as shown in Table 1.

Table 1. Switch Selection

Switch / Jumper	Position
SW5	3.3 V
SW6	PSoC 6 BLE
SW7	VDDD / KitProg2

Software Setup

Macro values can be changed to modify the starting date of the RTC and the size of the buffers. These macros are in the main_cm4.c file.

The RTC buffer stores a string with the current time using the following format: "\r\nhh:mm:ss mm/dd/yy". To change the size of the RTC buffer, change the RTC_BUFFER_SIZE macro. The value should reflect the size of the new format. If changed, the **Number of data elements to transfer** value within the X loop settings of the RxDma Descriptor 1, MemoryDma, and TxDma must be updated accordingly.

To change the packet size of the incoming UART data, change the value of the PACKET_SIZE macro. The **Number of data elements to transfer** value within the X loop settings of the RxDma Descriptor 2, MemoryDma, and TxDma must be updated as RTC_BUFFER_SIZE + PACKET_SIZE.

When changing the number of memory buffers in the array, the value of the **Number of data elements to transfer** within the Y loop settings of the TxDma and MemoryDma components must be updated accordingly.

```
/* Defines for starting date */
#define START SEC
                                        /* Value must be in range 0-59 */
                                (0u)
#define START MIN
                                (0u)
                                        /* Value must be in range 0-59 */
#define START HOUR
                                        /* Value must be in range 0-59 */
                                (12u)
#define START DAY
                                        /* Value must be in range 1-31 */
                                (30u)
#define START MONTH
                                (3u)
                                        /* Value must be in range 1-12 */
#define START YEAR
                                (17u)
                                        /* Value must be in range 0-99 */
/* Defines for RTC Buffer Size */
#define RTC BUFFER SIZE
                                (20u)
/* Defines for Buffer Size */
#define PACKET SIZE
                                (5u)
#define CON BUFFER SIZE
                                (PACKET SIZE + RTC BUFFER SIZE)
                                        /* Number of memory buffers in the array */
#define MAX LOG
                                (4u)
```



Operation

- 1. Plug in the kit to your computer using the USB cable provided.
- 2. Build the project and program it into the PSoC 6 MCU with BLE connectivity device. For more information on device programming, see PSoC Creator Help. The flash memory of both cores is programmed in a single program operation.
- 3. Open a serial port terminal and connect to the PSoC 6 MCU with BLE connectivity port ('KitProg2 USB-UART') with a baud rate of 115200 bps, no parity, 1 stop bit, and 8 bits of data.
- 4. Press **SW1/RST** to reset the PSoC 6 MCU with BLE connectivity device. A message indicating the start of the code example with instructions should appear on the terminal. At reset, the RTC time is set to March 30th, 2017, at 12:00 pm.
- 5. Enter a packet of 5 characters, 4 times. With the first character of each package, the time is captured. After all packets (20 characters = 4 packets) are received, they are echoed to the serial port with the related timestamp.
- 6. Repeat the process. Sending four additional packets results in receiving four new strings with the new timestamped data.

Figure 3 shows the operation of the code example. Local echo is enabled in the terminal to visualize the input data. The timestamped data can be seen after inputting 4 packets.




Figure 3. Timestamped Data on the Terminal

The sections that follow discuss the Components, parameter settings, and resources used to make the example.



Components

Table 2 lists the PSoC Creator Components used in this example, and the hardware resources used by each.

Table 2. List of PSoC Creator Components


Component	Instance Name	Hardware Resources	
RTC	RTC	1 Real Time Clock	
KIO	KIO	1 Interrupt [CM4]	
UART (SCB)	UART	1 SCB	
DMA	RxDma		
	MemoryDma	3 DMA Channels	
	TxDma		
SysInt	UART_INT		
	RX_DMA_INT	4 Interrupto [CM4]	
	MEMORY_DMA_INT	4 Interrupts [CM4]	
	TX_DMA_INT		

Parameter Settings

Figure 4 to Figure 12 highlight the non-default settings for each Component in this example. For more information on Component configuration, see the individual Component datasheets.

RTC Component Configuration

Figure 4. RTC Component Configuration



RTC interrupts are enabled to update the RTC Buffer every second. The configuration is done by the software using an RTC alarm for the interrupt trigger. The buffer update is done in the interrupt service routine Cy_RTC_Alarm1Interrupt.



UART Component Configuration





Figure 5. UART Component Configuration

The RX and TX DMA triggers are enabled. The TX FIFO level is set to 1 to act as a FIFO-is-empty signal for TxDma. The RX FIFO level is set to 0 to act as a FIFO-not-empty signal for RxDma. The overflows are selected as interrupt sources to indicate an error in the operation, going into an infinite loop within the interrupt service routine if they are triggered.

RxDma Component Configuration

Figure 6. RxDma Component Basic Configuration





RxDma is triggered by UART RX DMA. After its descriptor chain is completed, it triggers MemoryDma. RxDma has two descriptors for moving data from the RTC and the UART to the concatenated data buffer. DMA can be preempted by other DMA channels. The configuration of the source/destination addresses of the descriptors and its other parameters are done in the ConfigureRxDma function of the software.




Figure 7. RxDma Component Descriptor 1 Configuration

The first descriptor moves the RTC buffer to the beginning of the concatenated data buffer. The RTC buffer has a non-null terminated 20-byte long string ("\r\nhh:mm:ss mm/dd/yy "). After the transfer is completed, descriptor 2 will be active.






Figure 8. RxDma Component Descriptor 2 Configuration



The second descriptor moves the data from the UART to the concatenated data buffer. The source is not incremented as the FIFO address must not change. After the 5-byte transfer is complete, MemoryDma is triggered and an interrupt is fired. If there was an error during the DMA transfer, the program goes into an infinite loop. If not, the descriptor chain is reset. For the interrupt service routine, see the RxDma_Complete function.

MemoryDma Component Configuration





MemoryDma is triggered after RxDma finishes its descriptor chain, meaning that the concatenated data buffer is complete. It has a higher priority than the other DMA channels to ensure that the data in the concatenated buffer is not overwritten. The configuration of the source/destination addresses of the descriptor and its other parameters is done in the ConfigureMemoryDma function of the software.





Figure 10. MemoryDma Component Descriptor 1 Configuration



The descriptor implements a 2D transfer. The X loop transfers 25 bytes of data (RTC time and user input) to the memory array from the data buffer. Afterwards the Y loop increments the destination address by 25 bytes, allowing the next X loop to write the next data buffer to the correct destination in the memory array. After the Y loop is completed, the MemoryDma Complete interrupt service routine fires, resetting the descriptor of the TxDma and enabling it. For the interrupt service routine, see the MemoryDma Complete function.

TxDma Component Configuration

Figure 11. TxDma Component Basic Configuration



TxDma is continuously triggered by the UART but remains disabled until activated by the MemoryDma interrupt. The configuration of the source/destination addresses of the descriptor and its other parameters is done in in the ConfigureTxDma function of the software.




Figure 12. TxDma Component Descriptor 1 Configuration




The descriptor implements a 2D transfer with the X and Y loop. The X loop transfers 25 bytes of data to the UART (the time stamp plus the received UART data). Afterwards the Y loop increments the source address by 25 bytes, allowing the next X loop to read the next data buffer. The Y loop is configured for four X loops. The TxDma_Complete interrupt service routine prompts the user for more data.

Design-Wide / Global Resources

Figure 13 shows the pin assignments for the CY8CKIT-062-BLE.

Figure 13. Pin Assignments for CY8CKIT-062-BLE



P5[0] and P5[1] are the default UART pins used by the on-board KitProg2 USB-UART to communicate with the PC.

Figure 14 and Figure 15 show the system clocks configuration for using the RTC with the Watch-Crystal Oscillator.




Figure 14. Enabling of the Watch-Crystal Oscillator






Figure 15. Configuration of the RTC Clock

Using the WCO for the RTC provides sufficient accuracy for this example.

Related Documents

Application Notes				
AN210781 Getting Started with PSoC 6 MCU with Bluetooth Low Energy (BLE) Connectivity	Describes the PSoC 6 MCU with Bluetooth Low Energy (BLE) Connectivity and how to b this code example.			
PSoC Creator Component Datasheets				
DMA	Provides information on DMA settings and API.			
RTC	Provides information on Real Time Clock settings and API.			
UART	Provides information on UART settings and API.			
Device Documentation				
PSoC 6 MCU: PSoC 63 with BLE Datasheets	PSoC 6 MCU: PSoC 63 with BLE Architecture Technical Reference Manual			
Development Kit (DVK) Documentation				
CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit				



Document History

Document Title: CE219940 - PSoC 6 MCU Multiple DMA Concatenation

Document Number: 002-19940

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5843249	CFMM	08/14/2017	New Code Example



Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu

PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch

USB Controllers cypress.com/usb

Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.