

CE220498 - PSoC 6 MCU - Free-Running Multi-Counter Watchdog Timer

Objective

This example demonstrates the operation of PSoC® 6 MCU multi-counter watchdog timer (MCWDT) counters in free-running mode.

Overview

This example shows how to use MCWDT counters in free-running mode to measure the time between two presses of a switch.

Requirements

Tool: PSoC Creator™ 4.2

Programming Language: C (Arm® GCC 5.4-2016-q2-update, Arm MDK 5.22)

Associated Parts: All PSoC 6 MCU parts

Related Hardware: CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit

Design

The design shown in Figure 1 has an MCWDT_PDL PSoC Creator Component (MCWDT_0). MCWDT_0 has two 16-bit counters (Counter0 and Counter1) and one 32-bit counter (Counter2). Counter0 and Counter1 are configured in free-running mode. Counter0 is clocked by LFCLK (nominal 32 kHz) and Counter1 is clocked from Counter0 cascade. Counter1 and Counter0 count from 0x0 to 0xFFFFFFFF, which is equivalent to 131,072 sec (~1.5 day). The 32-bit counter, Counter2, is not used.

The switch SW2 is used as key press input. The UART Component outputs display messages to a terminal window. It is configured for 8N1, transmit only, at 115.2 kbps. The ERROR_LED indicates UART initialization status.

Figure 1. Free Running MCWDT Example Schematic






Figure 2 shows the firmware flowchart.

Start Initialize the UART operation NO UART initialization status == Pass YES Initialize the MCWDT_0 Component NO MCWDT_0 initialization status YES Turn on the Enable the MCWDT_0 counters ERROR_LED Stay in an infinite loop event1_cnt = event2_cnt = 0; NO Check whether switch is pressed Consider the previous key press as 1st key press event. event1_cnt = event2_cnt; Consider the current key press as 2nd key press event. Get live counter value from MCWDT_0 Counter1 and Counter0 (event2_cnt) Calculate the time between two presses of switch. timegap = (event2_cnt - event1_cnt)/32768 Print the time (timegap) between two presses of the switch on the terminal

Figure 2. Firmware Flowchart

Design Considerations

This code example is designed to run on CY8CKIT-062-BLE with the PSoC 6 MCU device. To port the design to other PSoC 6 MCU family devices and kits, you must change the target device in Device Selector, and change the pin assignments in the *cydwr* settings. For single-core PSoC 6 MCU devices, port the code from *main_cm4.c* to *main.c* file as CM0+ CPU is not used in this code example.



Hardware Setup

The code example works with the default settings on the CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit. If the settings are different from the default values, see the "Selection Switches" table in the kit guide to reset to the default settings.

Operation

- 1. Connect CY8CKIT-062 BLE to a USB port on your PC.
- 2. Open a serial port communication program such as Tera Term and select the corresponding COM port. Configure the terminal to match the configuration of the PSoC Creator UART Component in the project.
- 3. Build and program the application into CY8CKIT-062 BLE. For more information on building a project or programming a device, see PSoC Creator Help.
- 4. Press and release the switch twice, with random time delay between the presses, and observe the time between the presses on the terminal.

Components

Table 1 lists the PSoC Creator Components used in this example and the hardware resources used by each Component.

Table 1. PSoC Creator Components


Component	Instance Name	Hardware Resources
Multi-Counter Watchdog (MCWDT_PDL)	MCWDT_0	One MCWDT block
UART (SCB_UART_PDL)	UART	Single SCB peripheral block
General-Purpose Input / Output (GPIO)	ERROR_LED, SW2	2 physical pins

Parameter Settings

Non-default settings for each Component are outlined in red in the following figures.

Figure 3 shows the MCWDT_0 Component parameter setting.

Figure 3. MCWDT_0 Component Parameter Setting



Design-Wide Resources

Table 2 shows the pin assignment for the code example.

Table 2. Pin Names and Location

Pin Name	Location
UART:tx	P5[1]
ERROR_LED	P0[3]
SW2	P0[4]



Related Documents

Application Notes				
AN210781 – Getting Started with PSoC 6 MCU with Bluetooth Low Energy (BLE) Connectivity	Describes PSoC 63 with Bluetooth Low Energy (BLE) Connectivity and how to build your first PSoC Creator project			
PSoC Creator Component Datasheets				
MCWDT	Supports Multi-Counter Watchdog with two 16-bit counters and one 32-bit counter			
UART	Supports UART communication			
General-Purpose Input / Output	Supports Analog, Digital I/O and Bidirectional signal types			
Device Documentation				
PSoC 6 MCU: PSoC 63 with BLE Datasheet	PSoC 6 MCU: PSoC 63 with BLE Architecture Technical Reference Manual			
Development Kit (DVK) Documentation				
CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit				

5



Document History

Document Title: CE220498 - PSoC 6 MCU - Free-Running Multi-Counter Watchdog Timer

Document Number: 002-20498

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5856611	VJYA	08/23/2017	New code example
*A	5918162	VJYA	11/03/2017	Updated project name
*B	6003201	VJYA	12/22/2017	Updated to latest PSoC Creator build



Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface
Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu

PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb

Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor 198 Champion Court

San Jose, CA 95134-1709

© Cypress Semiconductor Corporation, 2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to ruse of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, systems, nuclear installations, life-support devices or systems, other medical devices or systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in p

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.