

Objective

These examples demonstrate basic bootloading with PSoC® 6 MCU. This includes downloading an application from a host and installing it in device flash, and then transferring control to that application.

Overview

These examples demonstrate several basic bootloading operations:

- Downloading an application from a host, using various PSoC Creator™ communication Components for host communication
- Installing the downloaded application into flash or external memory
- Validating an application, and then transferring control to that application

Multiple communication channels are supported, including UART, I2C, and SPI.

Advanced communication channels such as BLE and USB are demonstrated in other code examples; see Related Documents.

Requirements

Tool: PSoC Creator 4.2; Peripheral Driver Library (PDL) 3.0.1

Programming Language: C (Arm® GCC 5.4.1 and Arm MDK 5.22)

Associated Parts: All PSoC 6 MCU parts

Related Hardware: CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit

Hardware Setup

No special hardware setup need be done for the CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit. Connect the kit's USB port to your computer's USB port. The KitProg2 system on the kit acts as both a programmer for direct programming, as a USB-UART bridge for UART bootloading, as a USB-I²C bridge for I²C bootloading, and as a USB-SPI bridge for SPI bootloading. For more information, see the KitProg2 User Guide.

Software Setup

To customize the bootload operation and enable Bootloader SDK features, update the #define statements as needed in the file bootload_user.h. The default settings can be used for most designs.

Operation

 Using PSoC Creator, build the App0 project for the bootloader that you want to use: UART, I²C, or SPI. For more information on building projects, see PSoC Creator Help.

Note: When one of the App0 projects is built, the bootload_user.c file that is added contains default code for UART. For the App0_I2C and App0_SPI projects, first select **Build** > **Generate Application**, then edit bootload_user.c as follows:

- Change #include "transport_uart.h" to #include "transport_i2c.h" or #include "transport spi.h"
- Change five instances of "UART_Uart" to "I2C_I2c" or "SPI_Spi".

Then complete the project build by selecting Build > Build <project name>.

2. Connect CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit to your computer using the USB cable.



- 3. Program the App0 project into the kit. For more information on device programming, see PSoC Creator Help. Confirm that the kit red LED blinks once every two seconds. This indicates that App0 is running.
- 4. Press and hold the kit button for at least half a second, and then release it. Confirm that nothing happens because App0 is the only application installed.
- 5. Build the App1 project. First, select **Build > Generate Application**. The installed linker script files are by default set up for application #0 (App0). For the App1 project, edit the files by changing the application number:
 - For the GCC compiler, the following example shows edits for App1 in bootload_cm0p.ld and bootload_cm4.ld:

```
/*
* Bootloader SDK specific: aliases regions, so the rest of code does not use
* application specific memory region names
*/
REGION_ALIAS("flash_core0", flash_appl_core0);
REGION_ALIAS("flash", flash_appl_core1);
REGION_ALIAS("ram", ram_appl_core1);
/* Bootloader SDK specific: sets app Id */
__cy_app_id = 1;
```

For the MDK compiler, the following example shows edits for App1 in bootload_cm0p.scat and bootload_cm4.scat.

```
: Flash
                                  CY_APP<mark>1</mark>_COREO_FLASH_ADDR
#define FLASH START
#define FLASH_SIZE
                                  CY APP1 COREO FLASH LENGTH
; Emulated EEPROM Flash area
#define EM_EEPROM_START
                                 CY APP<mark>1</mark> COREO EM EEPROM ADDR
#define EM EEPROM SIZE
                                 CY APP<mark>1 COREO EM EEPROM LENGTH</mark>
; External memory
                                CY APP1 COREO SMIF ADDR
#define XIP START
#define XIP SIZE
                                 CY APP1 COREO SMIF LENGTH
; RAM
                                  CY APP1 COREO RAM ADDR
#define RAM START
#define RAM SIZE
                                  CY APP1 COREO RAM LENGTH
```

And edits for App1 in bootload_mdk_symbols.c:

Then complete the project build by selecting Build > Build <project name>.

Note: Build the App0 and App1 projects with the same toolchain (GCC or MDK), or application transfer may fail. Check the **Build Settings** for each project.



- 6. Run PSoC Creator Bootloader Host Program (BHP). Select PSoC Creator menu item Tools > Bootloader Host....
 - If you are using the UART bootloader, establish a connection with your computer's COM port corresponding with the KitProg2 USB-UART bridge.
 - Configure BHP for the KitProg2 USB-UART, USB-I²C, or USB-SPI bridge connection, depending on the bootloader that you are using.
 - For more information on using BHP, see BHP Help or the Bootloader SDK User Guide.
- 7. Using BHP, download App1. After download is complete, confirm that the kit red LED blinks twice per second, indicating that App1 is running.
- 8. Press and hold the kit button for at least half a second, and then release it. Confirm that the kit red LED blinks once per two seconds, indicating that App0 is running.
- 9. Repeat steps 6 8 to test the process of reinstalling App1.
- 10. While in App0 and not updating App1, press and hold the kit button for at least half a second, and then release it. Confirm that the kit red LED blinks twice per second, indicating that App1 is running.

Design and Implementation


Each example has two applications, called "App0" and "App1". Each application has the following features:


- App0 does the bootloading; it downloads and installs App1.
- Each application blinks a kit LED at a different rate making it easy to see which application is currently running.
- Holding a kit button down for more than half a second, then releasing it, causes the application that is currently running to transfer control to the other application.

Each application is a separate PSoC Creator project; both projects are in the same PSoC Creator workspace.

Figure 1 shows the PSoC Creator project schematic for both App0 and App1. App0 has the host communication Component; App1 does not.

Figure 1. PSoC Creator Schematic for App0 and App1, with UART as Host Communication Component







Design Firmware

App0 blinks a red LED on CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit once every two seconds, and App1 blinks it twice every second, both using firmware delays. The LED blink frequency makes it easy to see which application is running.

The firmware portion of the design is implemented in the files listed in Table 1. Many of these files require custom settings in both the file and the related PSoC Creator projects. For more information on customizing PSoC Creator projects for the Bootloader SDK, see AN213924 - PSoC 6 MCU Bootloader Software Development Kit (SDK) Guide.

Table 1. Design Firmware Files

File	Description		
main_cm4.c, main_cm0p.c	Contains the main() function for each CPU core. PSoC 6 MCU has two CPUs: an Arm Cortex®-M4 (CM4) and a Cortex-M0+ (CM0+). See Table 2 for specific tasks for each core.		
cy_bootload.h, .c	The bootloader software development kit (SDK) files.		
bootload_user.h	Contains user-editable #define statements that control the operation and enabled features in the SDK.		
bootload_user.c	Contains user functions required by the SDK: Five functions that control communications with the bootloader host. These are also called transport functions. Two functions – ReadData() and WriteData() – that control access to internal or external memory		
transport_xxx.h, .c	Contains bootloader transport functions for the host communications Component being used. These functions are typically called by the transport functions in <i>bootload_user.c.</i>		
bootload_common.ld	GCC linker script. It is user-editable – it controls the memory layout and the locations in memory for each application, and the code and data for each CPU core in each application. This file is included in the custom GCC linker scripts described next. This file is common to all applications.		
bootload_cm4.ld, bootload_cm0p.ld	Custom GCC linker scripts. In each application, these files replace the auto-generated linker script files. These files locate the code and data sections for each of the CPU cores as well as the bootloader and other regions. These files include the memory layout described in <i>bootload_common.ld</i> .		
bootload_mdk_common.h bootload_mdk_symbols.c Similar in function to the GCC and IAR common linker scripts, for MDK. The MDK linker does includes in .scat files, so these files exist to create the necessary defines.			
	These files are user-editable – they control the memory layout and the locations in memory for each application, and the code and data for each CPU core in each application. These files are common to all applications.		
bootload_cm4.scat, bootload_cm0p.scat	Custom MDK linker scripts. In each application, these files replace the auto-generated linker script files. These files locate the code and data sections for each of the CPU cores as well as the bootloader and other regions.		
bootload_common.icf	IAR linker script. It is user-editable – it controls the memory layout and the locations in memory for each application, and the code and data for each CPU core in each application. This file is included in the custom IAR linker scripts described below. This file is common to all applications.		
bootload_cm4.icf, bootload_cm0p.icf	Custom IAR linker scripts. In each application, these files replace the auto-generated linker script files. These files locate the code and data sections for each of the CPU cores as well as the bootloader and other regions. These files include the memory layout described in <i>bootload_common.icf</i> .		
post_build_core1.bat	Batch file to create the downloadable application image for App1.		



Memory Layout

Figure 2 shows the typical memory usage for each core in each application. This layout is for the UART bootloader in PSoC 6 MCU devices with 1 MB flash and 288 KB SRAM. Other bootloaders such as BLE have different layouts because the BLE API is much larger than the UART API.

Note that App0 always starts at the beginning of device user flash at address 0x1000 0000. For more information on the device memory map, see the device datasheet.

To change the memory layout or usage, update the linker script files shown in Table 1.

Figure 2. Memory Layout of Applications

	0x0804 7FFF	~248 KB	
	Empty		
	0x0800 4810		
	ram, core1	32 KB	
	0x0800 2100		
SRAM	Core1 Vectors	1 KB	
	0x0800 2100		
	ram, core0	8 KB	
	0x0800 0100		
	Core0 Vectors	1 KB	
	0x0800 0100		
	ram_common	256 B	
	0x0800 0000		

	TOC	512 B	
	Must be the last row		
	Metadata copy row	512 B	
	0x100F FC00		
	Metadata flash row	512 B	
	0x100F FA00		
	Empty	639 KB	
	0x1006 0000		
Flash	App1, Core1	64 KB	
ᇤ	0x1005 0000		
	App1, Core0	64 KB	
	0x1004 0000		
	Empty	128 KB	
	0x1002 0000		
	App0, Core1	64 KB	
	0x1001 0000		
	App0, Core0	64 KB	
	0x1000 0000		



Design Considerations

Note: App0 and App1 projects must be built with the same toolchain (GCC or MDK), or application transfer may fail. Check the Build Settings for each project.

This code example is easily portable to the CY8CKIT-062 PSoC 6 Pioneer Kit. This kit has the same pin assignments for the LEDs, button, and communication channels as CY8CKIT-062-BLE. Change the device to CY8C6247BZI-D54.

PSoC 6 MCU has two CPU cores: Cortex-M4 and a Cortex-M0+. An application can include code for one or both cores. For more information, see AN215656 - PSoC 6 MCU Dual-Core CPU System Design.

In these examples, CPUs in each application do as Table 2 shows. For details, see Appendix A, Code Theory of Operation. This can easily be changed so that either core can run any of the tasks, including bootloading.

Table 2. CPU Tasks in Each Application

Application	Cortex-M0+	Cortex-M4
Арр0	Executes first at device reset. Reset handler controls application transfer. Turns ON Cortex-M4. Does nothing else.	Blinks an LED once per two seconds Bootloads App1 Monitors the button After bootload or when button pressed, initiates transfer of control to App1, with software reset
Арр1	Executes first, then turns ON Cortex-M4. Does nothing else.	Blinks an LED twice per second Monitors the button When button is pressed, initiates transfer of control to App0, with software reset

Software Reset

When transferring control from one application to another, the recommended method is through a device software reset. This enables each application to initialize device hardware blocks and signal routing from a known state.

It is possible to freeze the state of I/O pins so that they are maintained through a software reset. Defined portions of SRAM are also maintained through a software reset. For more information, see the PSoC 6 MCU: PSoC 63 with BLE Architecture Technical Reference Manual.

Components and Settings

Table 3 lists the PSoC Creator Components used in this example, the hardware resources used by each, and parameter settings that are changed from the default values.

Table 3. PSoC Creator Components

Component	Instance Name	Purpose	Non-default Settings
UART	UART	Host communication	Oversample changed from 12 to 8
I2C	I2C	Host communication	Data rate 400 kbps; Use TX FIFO; Use RX FIFO
SPI	SPI	Host communication	RX Data Width 8; TX Data Width 8
Pin	LED	Drive an LED	No HW connection; External terminal; Initial drive state High (1); Max frequency 1 MHz
Pin	SW2	Read button state	No HW connection; External terminal; Drive mode Resistive Pull Up; Max frequency 1 MHz



Design-Wide Resources

Figure 3 to Figure 5 show the pin assignments for the CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit, for the UART, I2C, SPI, LED, and button.

Figure 3. Pin Assignments for CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit for UART Bootloader




Figure 4. Pin Assignments for CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit for I2C Bootloader





Figure 5. Pin Assignments for CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit for SPI Bootloader





Reusing This Example

This example is designed for the CY8CKIT-062-BLE pioneer kit. To port the design to a different PSoC 6 MCU device and/or kit, change the target device using the Device Selector and update the pin assignments in the Design Wide Resources Pins settings as needed. For single-core PSoC 6 MCU devices, port the code from main_cm4.c to main.c.

In some cases a resource used by a code example (for example, an IP block) is not supported on another device. In that case the example will not work. If you build the code targeted at such a device, you will get errors. See the device datasheet for information on what a particular device supports.

Related Documents

PSoC 6 Bootloader-Related Application Notes		
AN213924 – PSoC 6 MCU Bootloader Software Development Kit (SDK) Guide	Provides information on how to use the Bootloader SDK, as well as information on bootloading in general.	
Other Application Notes		
AN210781 – Getting Started with PSoC 6 MCU with Bluetooth Low Energy (BLE) Connectivity	Describes PSoC 6 MCU with BLE Connectivity devices and how to build your first PSoC Creator project	
AN215656 – PSoC 6 MCU: Dual-Core CPU system Design	Describes the dual-core CPU architecture in PSoC 6 MCU, and shows how to build a simple dual-core design	
AN219434 – Importing PSoC Creator Code into an IDE for a PSoC 6 MCU Project	Describes how to import the code generated by PSoC Creator into your preferred IDE	
Bootloader-Related Code Examples		
CE216767 – PSoC 6 MCU with BLE Bootloader	Describes a BLE Bootloader for PSoC 6	
CE220959 – PSoC 6 MCU with BLE Bootloader and External Memory	Describes a BLE Bootloader for PSoC 6 that uses SMIF external memory	
PSoC Creator Component Datasheets		
UART	Supports the serial communication block in UART mode	
12C	Supports the serial communication block in I ² C mode	
SPI	Supports the serial communication block in SPI mode	
Pins	Supports connection of hardware resources to physical pins	
Device Documentation		
PSoC 6 MCU: PSoC 63 with BLE Datasheet	PSoC 6 MCU: PSoC 63 with BLE Architecture Technical Reference Manual	
Development Kit Documentation		
CY8CKIT-062-BLE PSoC 6 BLE Pioneer Kit		



Appendix A: Code Theory of Operation

This section describes in detail how the code example source code implements the functions listed in Table 2 on page 6. The App0_UART project is described; the App0_I2C and App0_SPI projects are similar. Due to its simplicity, the App1 project is not described.

File: main_cm0p.c:

Function main():

```
Calls Cy_SysEnableCM4((uint32_t)(&__cy_app_core1_start_addr)) __cy_app_core1_start_addr is defined in bootload_cm0p.ld. Then does nothing – empty for loop.
```

Function Cy_OnResetUser();

Called by the startup reset handler. Calls Cy_Bootload_OnResetApp0(), which is defined in *cy_bootload.c*. This is the mechanism by which control is transferred to another application after device software reset.

File: main_cm4.c:

Has GPIO #defines for LED and button.

Function main():

Has local variables:

```
const uint32_t paramsTimeout = 20u; /* timeout, in milliseconds */
cy_stc_bootload_params_t bootParams; /* configures bootloader */
cy_en_bootload_status_t status; /* Status codes from Bootloader SDK API */
uint32_t state; /* NONE, BOOTLOADING, FINISHED, or FAILED */
uint32_t count = 0; /* counts seconds */
CY_ALIGN(4) static uint8_t buffer[CY_BOOTLOAD_SIZEOF_DATA_BUFFER]; /* flash row data */
CY_ALIGN(4) static uint8_t packet[CY_BOOTLOAD_SIZEOF_CMD_BUFFER]; /* host packet */
```

Initializes bootParams with timeout, and two buffer addresses.

Calls Cy Bootload Init() (in cy_bootload.c), which sets the state to NONE.

Calls HandleMetadata(), which is part of the code example, not the SDK. It updates metadata (MD) and MD copy rows of flash, or initializes the MD row.

Calls CopyRow(), which is part of the code example, not the SDK. Reads a source row and writes it to a destination row. Does a compare before writing, to avoid an unnecessary row write.

If the reset reason (Cy_SysLib_GetResetReason(), cy_syslib.c) was NOT a software reset (SRES), validates App1 (Cy_Bootload_ValidateApp(1u), cy_bootload.c). If OK, clears the reset reason and transfers control to App1 (Cy_Bootload_ExecuteApp(1u), cy_bootload.c). This function does an SRES and does not return.

Initializes host communication channel (Cy Bootload TransportStart(), bootload_user.c).

Main loop:

Calls Cy_Bootload_Continue() (cy_bootload.c), which depending on the state may read one command packet from the host, process the command, and write one response packet to the host. May set the state to BOOTLOADING or FINISHED.

If FINISHED, validates App1 and, if success, stops host communication ($Cy_Bootload_TransportStop()$, bootload_user.c) and transfers control to App1 (SRES; no return). If validation fails, then resets host communication and restarts bootloading by calling $Cy_Bootload_Init()$. User error handling can be placed here.

Else if FAILED, does the same as above.

Else if still BOOTLOADING, checks for 5-second timeout. If so, resets host communication and restarts bootloading.

If 300-second timeout and state is NONE, transfers control to App1 if it is valid, otherwise Cy_SysLib_Halt(), with the kit red LED ON.



If 2-second timeout, inverts the LED, for 2-second blinking.

If the kit button is pressed, wait for button release and transfer control to App1 if it is valid. Otherwise ignores the button press.



Document History

Document Title: CE213903 - PSoC 6 MCU Basic Bootloaders

Document Number: 002-13903

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5634506	MKEA	02/15/2017	New code example
*A	5654179	SHEA	03/08/2017	Updated logo and added the confidential disclaimer to the footer.
*B	5791097	MKEA	06/29/2017	Updated document and project for release versions of PSoC Creator 4.1 and PDL 3.0.0.
*C	5859753	MKEA	08/22/2017	Updated document and project for build versions of PSoC Creator 4.2 and PDL 3.0.1. Added support for I ² C bootloader. Added support for MDK compiler. Updated some links to other documents. Ported to new code example document template. Confidential tag removed.
*D	5933732	CFMM	10/27/2017	Updated document and project for Beta version of PSoC Creator 4.2 and PDL 3.0.1. Added support for SPI bootloader. Updated support for MDK and IAR compilers. Updated memory regions.
*E	6007229	MKEA	12/27/2017	Removed limitation that clocks between applications must be the same. Added information on manually editing bootloader files. Updated links in the Related Documents section. Added Appendix A, Code Theory of Operation. Updated projects for PSoC Creator 4.2 Beta 2. Updated document to latest code example template.
*F	6061562	MKEA	02/090/2018	Updated projects for Bootloader SDK 2.10. No document change.



Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

3, p. 100010011, internal

Internet of Things cypress.com/iot

Memory cypress.com/memory

Microcontrollers cypress.com/mcu

PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch

USB Controllers cypress.com/usb

Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community Forums | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709

12

© Cypress Semiconductor Corporation, 2017-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.