

64-bit Timer

User Guide



October 17, 2020

Contents

1	Introduction	5
2	Symbol	5
3	Features	5
4	Benefits	6
5	Deliverables	6
6	Block Diagram and Description	7
7	Synthesis Parameters	8
8	Interface Signals	8
9	Registers	9
10	FPGA Results	10

List of Tables

1	Block descriptions.	7
2	Synthesis Parameters	8
3	General Interface Signals	8
4	CPU Native Slave Interface Signals	8
5	CPU AXI4 Lite Slave Interface Signals	9
6	Software accessible registers.	9
7	Implementation Resources for Xilinx Kintex Ultrascale Devices	10
8	Implementation Resources for Intel Cyclone V Devices	10



List of Figures

1	IP Core Symbol	5
2	High-level block diagram	7

1 Introduction

The IObundle Timer core includes a 64-bit counter for returning the time in clock cycles. It is written in Verilog and includes a C software driver. With the knowledge of the clock frequency in its software driver, it is also possible to print the time in microseconds, milliseconds or seconds. The IP is currently supported for use in ASICs and FPGAs.

2 Symbol




Figure 1: IP Core Symbol

3 Features

- Verilog 64-bit time counter in clock cycles.
- C software driver.
- Reset, enable and time read functions.
- IOb-SoC native CPU interface.
- AXI4 Lite CPU interface (premium option).

4 Benefits

- Easy hardware and software integration
- Compact hardware implementation
- Can fit many instances in low cost FPGAs
- Can fit many instances in small ASICs
- Low power consumption

5 Deliverables

- FPGA synthesized netlist or
- ASIC synthesized netlist or
- Verilog source code
- Example testbench
- User documentation for easy system integration
- Example integration in IOb-SoC (optional)
- FPGA synthesis and implementation scripts or
- ASIC synthesis and place and route scripts

6 Block Diagram and Description

A high-level block diagram of the hardware constituting the I²S/TDM transceiver core is presented in Figure 6 and a brief explanation of each block is given in Table 1.




Figure 2: High-level block diagram

Block	Description
Register File	Configuration, control and status registers accessible by the software
64-bit time counter	Free-running 64-bit counter with enable and soft reset capabilities

Table 1: Block descriptions.

7 Synthesis Parameters

The I²S/TDM transceiver core can be configured pre-synthesis to match the intended application. The synthesis parameters are presented in Table 2.

Parameter	Default Value	Description
ADDR_W	3	Address width
WDATA_W	1	Data word width on writes

Table 2: Synthesis Parameters

8 Interface Signals

The interface signals of the I²S/TDM transceiver core are described in the following tables.

Name	Direction	Width	Description
clk	input	1	System clock input
rst	input	1	System reset asynchronous and active high

Table 3: General Interface Signals

Name	Direction	Width	Description
valid	input	1	Native CPU interface valid signal
address	input	ADDR_W	Native CPU interface address signal
wdata	input	WDATA_W	Native CPU interface data write signal
wstrb	input	DATA_W/8	Native CPU interface write strobe signal
rdata	output	DATA_W	Native CPU interface read data signal
ready	output	1	Native CPU interface ready signal

Table 4: CPU Native Slave Interface Signals

Name	Direction	Width	Description
s_axil_awaddr	input	ADDR_W	Address write channel address
s_axil_awcache	input	4	Address write channel memory type. Transactions set with Normal Non-cacheable Modifiable and Bufferable (0011).
s_axil_awprot	input	3	Address write channel protection type. Transactions set with Normal Secure and Data attributes (000).
s_axil_awvalid	input	1	Address write channel valid
s_axil_awready	output	1	Address write channel ready
s_axil_wdata	input	DATA_W	Write channel data
s_axil_wstrb	input	DATA_W/8	Write channel write strobe
s_axil_wvalid	input	1	Write channel valid
s_axil_wready	output	1	Write channel ready
s_axil_bresp	output	2	Write response channel response
s_axil_bvalid	output	1	Write response channel valid
s_axil_bready	input	1	Write response channel ready
s_axil_araddr	input	ADDR_W	Address read channel address
s_axil_arcache	input	4	Address read channel memory type. Transactions set with Normal Non-cacheable Modifiable and Bufferable (0011).
s_axil_arprot	input	3	Address read channel protection type. Transactions set with Normal Secure and Data attributes (000).
s_axil_arvalid	input	1	Address read channel valid
s_axil_arready	output	1	Address read channel ready
s_axil_rdata	output	DATA_W	Read channel data
s_axil_rresp	output	2	Read channel response
s_axil_rvalid	output	1	Read channel valid
s_axil_rready	input	1	Read channel ready

Table 5: CPU AXI4 Lite Slave Interface Signals

9 Registers

The software accessible registers of the TIMER core are described in Table 6. The table gives information on the name, read/write capability, word aligned addresses, used word bits and a textual description.

Name	R/W	Addr	Bits	Initial Value	Description
TIMER_RESET	W	0x00	0:0	0	Timer soft reset
TIMER_ENABLE	W	0x04	0:0	0	Timer enable
TIMER_SAMPLE	W	0x08	0:0	0	Sample time counter value into a readable register
TIMER_DATA_HIGH	R	0x0c	DATA_W-1:0	0	High part of the timer value which has twice the width of the data word width
TIMER_DATA_LOW	R	0x10	DATA_W-1:0	0	Low part of the timer value which has twice the width of the data word width

Table 6: Software accessible registers.

10 FPGA Results

The following are FPGA implementation results for two FPGA device families.

Resource	Used
LUTs	37
Registers	132
DSPs	0
BRAM	0

Table 7: Implementation Resources for Xilinx Kintex Ultrascale Devices

Resource	Used
ALM	59
FF	168
DSP	0
BRAM blocks	0
BRAM bits	

Table 8: Implementation Resources for Intel Cyclone V Devices