Software Embarcado

06 – USART

Francisco Sant'Anna Sala 6020-B

francisco@ime.uerj.br

http://github.com/fsantanna-uerj/SE

Universal Synchronous Asynchronous Receiver Transceiver

- Comunicação full duplex
- Modo síncrono e assíncrono
- Váridos modos de dados/stop bits/paridade
- Detecção de overflow
- 3 fontes de interrupções
- Operação básica
 - UBRR, UCSR, UDR

Transmissão

```
#define BAUD (F CPU/16/9600-1)
void setup (void) {
 /*Set baud rate */
 UBRROH = BAUD >> 8;
 UBRROL = BAUD:
 /* Enable transmitter */
 UCSR0B = 1 << TXEN0; // TXEN="Transmitter Enable"</pre>
 /* Set frame format: 8data, 2stop bit */
 UCSROC = (1 < USBSO) | (3 < UCSZOO);
char data = '0';
int i = 0;
void loop (void) {
 delay(1000);
 /* Wait for empty transmit buffer */
 while ( !( UCSR0A & (1<<UDRE0)) ) // UDRE="Data Register Empty"</pre>
  ;
 /* Put data into buffer, sends the data */
 UDR0 = data + i:
                    // UDR="Data Register"
  i = (i + 1) \% 10;
```

Recepção

```
#define BAUD (F CPU/16/9600-1)
void setup (void) {
 /*Set baud rate */
  UBRROH = BAUD >> 8;
  UBRROL = BAUD;
  /* Receive transmitter */
  UCSR0B = 1 << RXEN0; // RXEN="Receiver Enable"</pre>
  /* Set frame format: 8data, 2stop bit */
  UCSROC = (1 << USBSO) | (3 << UCSZOO);
  pinMode(13, OUTPUT);
void loop (void) {
 /* Wait for data to be received */
  while ( !(UCSR0A & (1<<RXC0)) )</pre>
  unsigned char data = UDR0;
  digitalWrite(13, data%2);
```

UBRRL

24.12.5. USART Baud Rate 0 Register Low

Name: UBRR0L Offset: 0xC4 Reset: 0x00 Property: -


Bit	7	6	5	4	3	2	1	0
	UBRR0[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 - UBRR0[7:0]: USART Baud Rate 0

This is a 12-bit register which contains the USART baud rate. The UBRR0H contains the four most significant bits and the UBRR0L contains the eight least significant bits of the USART baud rate. Ongoing transmissions by the Transmitter and Receiver will be corrupted if the baud rate is changed. Writing UBRR0L will trigger an immediate update of the baud rate prescaler.

24.12.6. USART Baud Rate 0 Register High

Name: UBRR0H
Offset: 0xC5
Reset: 0x00
Property: -



Bits 3:0 – UBRR0[3:0]: USART Baud Rate 0 n [n = 11:8]

Refer to UBRR0L.

UCSR

24.12.2. USART Control and Status Register 0 A

Name: UCSR0A

Offset: 0xC0 Reset: 0x20

Property: -

Bit	7	6	5	4	3	2	1	0
	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0
Access	R	R/W	R	R	R	R	R/W	R/W
Reset	0	0	1	0	0	0	0	0

Bit 7 – RXC0: USART Receive Complete

This flag bit is set when there are unread data in the receive buffer and cleared when the receive buffer is empty (i.e., does not contain any unread data). If the Receiver is disabled, the receive buffer will be flushed and consequently the RXC0 bit will become zero. The RXC0 Flag can be used to generate a Receive Complete interrupt (see description of the RXCIE0 bit).

Bit 6 - TXC0: USART Transmit Complete

This flag bit is set when the entire frame in the Transmit Shift Register has been shifted out and there are no new data currently present in the transmit buffer (UDR0). The TXC0 Flag bit is automatically cleared when a transmit complete interrupt is executed, or it can be cleared by writing a one to its bit location. The TXC0 Flag can generate a Transmit Complete interrupt (see description of the TXCIE0 bit).

Bit 5 - UDRE0: USART Data Register Empty

The UDRE0 Flag indicates if the transmit buffer (UDR0) is ready to receive new data. If UDRE0 is one, the buffer is empty, and therefore ready to be written. The UDRE0 Flag can generate a Data Register Empty interrupt (see description of the UDRIE0 bit). UDRE0 is set after a reset to indicate that the Transmitter is ready.

UDR

Name: UDR0

Offset: 0xC6

Reset: 0x00

Property: -

Bit	7	6	5	4	3	2	1	0
	TXB / RXB[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 - TXB / RXB[7:0]: USART Transmit / Receive Data Buffer

Interrupções