IF Instruction Fetch	ID Instruction Decode	EX Execution	ME Memory Access	WB Write Back
ALU Instructions: op \$x,\$y,\$z # \$x ← \$y + \$z				
Instr. Fetch & PC Increm.	Read of Source Regs. \$y and \$z	ALU Op. (\$y op \$z)		Write Back Destinat. Reg. \$x
Load Instructions: $lw $x,offset($y) # $x \leftarrow M[$y + offset]$				
Instr. Fetch & PC Increm.	Read of Base Reg. \$y	ALU Op. (\$y+offset)	Read Mem. M(\$y+offset)	Write Back Destinat. Reg. \$x
Store Instructions: sw \$x,offset(\$y) # M[\$y + offset]← \$x				
Instr. Fetch & PC Increm.	Read of Base Reg. \$\\$y & Source \$x\$	ALU Op. (\$y+offset)	Write Mem. M(\$y+offset)	
Conditional Branches: beq \$x,\$y,offset				
Instr. Fetch & PC Increm.	Read of Source Regs. \$x and \$y	ALU Op. (\$x-\$y) & (PC+4+offset)	Write PC	