NDC architecture contains a Coarse Grain Reconfigurable Array (CGRA) Streaming Engine (SE). It is a custom hardy $[\cos 2012i]$ $[\operatorname{concept}_i d > 10010520.10010553.10010562 < /\operatorname{concept}_i d > < \operatorname{concept}_d \operatorname{esc} > \operatorname{Computer} \operatorname{systems} \operatorname{organization}$ Embedded systems [300] Computer systems organization Redundancy Computer systems reinforcement learning, data-flow mapping, coarse grain reconfigurable array

Introduction As Dennard scaling ends, big-data applications such as real-time image processing, graph analytics, and d The tiles in the CGRA are interconnected with both a synchronous fabric (SF) and an asynchronous fabric (AF) as she Mapping the instructions from the computation graph of a program onto the compute elements of the SE while adhering the instructions from the computation graph of a program onto the compute elements of the SE while adhering the instructions are proposed as Deep Reinforcement Learning (RL) method to explore and find optimal mappings in an unsufficient of research is inspired by recent work that used RL for chip placement. Our problem requirement of mapping Method In the computation graph to be mapped, each node represents an instruction that needs to be placed onto a Streinforcement learning tackles optimization problems by using the REINFORCE algorithm. It trains actor and critic in our neural network architecture, a graph neural network (GNN) is used to create embeddings from the computation Related work

The RL mapper tool lowers SE usability barrier. The user doesn't need to be SE architecture expert, saving training of In [?], a RL method for chip placement is presented. A graph neural network to create embedding from a netlist graph In our case, the input is a combination of computation graph, SE device state and node to be placed. Instead of only for Another difference from [?] is that our strategy is to place one computation node at a time, instead of generating a whole Results

The implemented RL approach was able to successfully map the computation graphs for vector addition and multiply-This method also presents an advantage compared to baselines random search and evolutionary search (ES) methods we Conclusion

Our RL mapper improves and increments the capabilities of the toolset used to program the SE device. It can search for Optimizing training methods to obtain mappings for problems like IFFT which have a bigger search space than currently used increasing sample efficiency of learning methods and improving the simulation environment for the SE by adding more constituted in the SE toolset.

To Robert, for the bagels and explaining CMYK and color spaces.

Research Methods

Part One

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Morbi malesuada, quam in pulvinar varius, metus nunc fermer Part Two

Etiam commodo feugiat nisl pulvinar pellentesque. Etiam auctor sodales ligula, non varius nibh pulvinar semper. Susp Online Resources

Nam id fermentum dui. Suspendisse sagittis tortor a nulla mollis, in pulvinar ex pretium. Sed interdum orci quis metus Nam interdum magna at lectus dignissim, ac dignissim lorem rhoncus. Maecenas eu arcu ac neque placerat aliquam. N