ARQCP: x86-64 Reference Sheet

Common instruc mov src, dst movsbl src, dst	tions dst = src byte to int, sign-extend	<pre>push src</pre>	
movzbl src, dst cmov src, reg	byte to int, zero-fill reg = src when condition holds, using same condition suffixes as jmp	dst = Mem[%rsp++] call fn push %rip, jmp to fn ret pop %rip	
lea addr, dst	dst = addr	Condition codes/flags	
<pre>add src, dst sub src, dst imul src, dst neg dst</pre>	dst += src dst -= src dst *= src dst = -dst (arith inverse)	ZF Zero flagSF Sign flagCF Carry flagOF Overflow flag	
<pre>imulq S mulq S</pre>	<pre>signed full multiply R[%rdx]:R[%rax] <- S * R[%rax] unsigned full multiply</pre>	Addressing modes Example source operands to mov	
iliuiq 3	same effect as imulq	Immediate	
idivq S	<pre>signed divide R[%rdx] <- R[%rdx]:R[%rax] mod S</pre>	mov <u>\$0x5</u> , dst \$val source is constant value	
44 644.	R[%rax] <- R[%rdx]:R[%rax] / S	Register	
	<pre>gned divide - same effect as idivq dx]:R[%rax] <- SignExtend(R[%rax])</pre>	mov <u>%rax</u> , dst %R	
<pre>sal count, dst sar count, dst shr count, dst</pre>	<pre>dst <<= count dst >>= count (arith shift) dst >>= count (logical shift)</pre>	R is register source in %R register	
and src, dst	dst &= src	Direct	
or src, dst	dst = src	mov <u>0x4033d0</u> , dst	
<pre>xor src, dst not dst</pre>	dst ^= src dst = ~dst (bitwise inverse)	<pre>0xaddr source read from Mem[0xaddr]</pre>	
cmp a, b	b-a, set flags	Indirect	
test a, b	a&b, set flags	mov <u>(%rax)</u> , dst	
set dst	sets byte at dst to 1 when condition holds, 0 otherwise, using same condition suffixes as jmp	(%R) R is register source read from Mem[%R]	
	,p	Indirect displacement	
<pre>jmp label je label jne label js label jns label</pre>	jump to label (unconditional) jump equal ZF=1 jump not equal ZF=0 jump negative SF=1 jump not negative SF=0 jump > (signed) ZF=0 and SF=OF	mov 8(%rax), dst D(%R) R is register D is displacement source read from Mem[%R + D]	
jg label	, , , ,	Indirect scaled-index	
<pre>jge label jl label jle label ja label jae label jb label jbe label</pre>	jump >= (signed) SF=OF jump < (signed) SF!=OF jump <= (signed) ZF=1 or SF!=OF jump > (unsigned) CF=0 and ZF=0 jump >= (unsigned) CF=0 jump < (unsigned) CF=1 jump <= (unsigned) CF=1 or ZF=1	mov 8(%rsp, %rcx, 4), dst D(%RB,%RI,S) RB is register for base RI is register for index (0 if empty) D is displacement (0 if empty) S is scale 1, 2, 4 or 8 (1 if empty) source read from: Mem[%RB + D + S*%RI]	

ARQCP: x86-64 Reference Sheet

Registers

%rip Instruction pointer %rsp Stack pointer Return value %rax 1st argument %rdi %rsi 2nd argument %rdx 3rd argument %rcx 4th argument %r8 5th argument 6th argument %r9 %r10,%r11 Callee-owned %rbx,%rbp,

Instruction suffixes

byte b

word (2 bytes) W

1 long /doubleword (4 bytes)

quadword (8 bytes)

Suffix is elided when can be inferred from operands. e.g. operand %rax implies q,

%eax implies 1, and so on

%r12-%15 Caller-owned

Register Names

64-bit register	32-bit sub-register	16-bit sub-register	8-bit sub-register
%rax	%eax	%ax	%al
%rbx	%ebx	%bx	%bl
%rcx	%ecx	%сх	%cl
%rdx	%edx	%dx	%dl
%rsi	%esi	%si	%sil
%rdi	%edi	%di	%dil
%rbp	%ebp	%bp	%bpl
%rsp	%esp	%sp	%spl
%r8	%r8d	%r8w	%r8b
%r9	%r9d	%r9w	%r9b
%r10	%r10d	%r10w	%r10b
%r11	%r11d	%r11w	%r11b
%r12	%r12d	%r12w	%r12b
%r13	%r13d	%r13w	%r13b
%r14	%r14d	%r14w	%r14b
%r15	%r15d	%r15w	%r15b