

2a - C++ threads and locks

```
#include <thread>
void Foo(int a, int b) {...}
// the thread will execute foo with arguments 1, 2
std::thread t(Foo, 1, 2);
// [x, &y]: captured by value and reference;
std::thread t(x, &y)) -> void t(x&& int&&);
t.join(); // necessary to join the thread!
// Passing a reference to std::thread:
#include <functional> // std::ref
void ThreadBody(std::string by_value, std::string& by_reference) {...}
std::string hello = "Hello";
std::string world = "World";
// use std::ref to pass thread argument by reference
// use std::cref for const references
std::thread t(ThreadBody, hello, std::ref(world));
```

Vector of threads:
std::vector<std::thread> threads;
for (size_t i = 0; i < 16; i++) { // launch a bunch of threads
 threads.push_back(std::thread(ThreadBody, a, b, c));
 // alternative: construct an object in-place at end of vector
 // type inference determines that std::thread constructor should be
 invoked with ThreadBody, a, b, c
 threads.emplace_back(ThreadBody, a, b, c);
 // wait for them to finish
 for (auto& thread : threads) thread.join();
}

Mutex:
#include <mutex>
std::mutex mutex_x; mutex_lock(l); mutex_unlock(l);
RAII: Resource Acquisition is Initialization
Also known as: Constructor Acquires, Destructor Release. OR Scope-based Resource Management (Only applies to stack-allocated data)
Widely-used pattern for resource management in C++.
Encourages thinking about ownership and lifetimes of objects.
If (mutex acquired when scoped, lock is constructed
std::scoped_lock<std::mutex> lock(mutex_x);
... // /mutex released when scoped_lock goes out of scope and is
(implicitly) destroyed

Race conditions
- A data race occurs when: • Distinct threads access a memory location • At least one of the accesses modifies the location • At least one of the accesses is non-atomic • The accesses are not ordered by synchronization - The behaviour of C++ program on P input I is undefined if a data race can occur when P is executed on I (the program is allowed to do anything).

Compiler Optimization
The compiler optimizes your program on the **assumption that there is no undefined behaviour**. An optimization that assumes no undefined behaviour is: Sound when there is no undefined behaviour (by definition). Sound when there is undefined behaviour, because in that case **anything goes**.

```
static void Foo(int& x) { x = 1; }
static void Bar(int& x) { while (x==0) {} }
int main() { int x = 0; // then initialize and join t1 and T2 and return 0 }
Keep in a register - avoid tons of loads from memory.
x is a non-atomic variable. If another thread modified x concurrently, that would be a data race. A data race is an undefined behaviour (Assume don't happen -> no one else modifies x -> optimize)
static void Bar(int& x) { int z = 5; while (z==5) {} }
Solution: add volatile will force compiler to load x from memory each time it is accessed. (doesn't solve data race)
```

Eliminate side-effect free infinite loop
• That's an **infinite loop without a side effect**
• That's an undefined behaviour (Assume don't happen -> this code doesn't get executed -> optimize)
static void Bar(int& x) { // Nothing }
Solution: make x atomic so that thread must read the most up-to-date value of x.

A **data race** occurs even when both threads write the same value. E.g. When T1 and T2 both store 42 to x. (despite both threads storing 42). When T1 store 42 to x, T2 load from x, and x = 42 originally. (despite existing value of x being 42).

std::scoped_lock: Constructed with one or more mutexes. Locks all mutexes on construction. Unlocks all mutexes on destruction. **Does not support:** Deferred locking - delaying locking until after construction. Early unlocking - unlocking before own destruction. Ownership transfer - using std::move to change who owns the associated mutexes.

std::unique_lock: Constructed with one mutex. Locks mutex on construction (default), or locking can be deferred. Allows unlocking and relocking. Unlocks mutex on destruction if still held. Supports transfer of ownership to a distinct unique owner via std::move. Does not support management of multiple mutexes.

std::scoped_lock is more **efficient**: use it unless you require the features it does not support

Condition variables: Use std::condition_variable to allow threads to wait on one another.
#include <condition_variable>
// Declare a condition variable; usually a class member
std::condition_variable condition;
// Notify one or all threads waiting on the condition variable
// notify_one for 1 wait predicate; notify_all for more predicates
condition.notify_one(); condition.notify_all();

To wait on a condition variable:
• Associate a mutex with a condition variable (Multiple conditions might share the same mutex)
• Acquire the mutex via std::unique_lock
• Call wait, passing the lock and a predicate (Zero-argument boolean function; always a lambda in practice)
std::unique_lock<std::mutex> lock(mutex_x);
// wait until the predicate is true
condition.wait(lock, [&]{}) -> bool { return ...; };
// [...]: Capture relevant state to evaluate the predicate

wait(lock, predicate): Requires that lock is held by the thread that calls wait. Repeats the following: Return if predicate holds -> Release lock -> Block until another thread signals (via notify_one or notify_all) -> ...

```
1 class FIFOQueue {
2 // ...
3 void Enq(const int value) {
4   std::unique_lock<std::mutex> lock(mutex_x);
5   not_full_wait(lock, [this]() -> bool { return
6     count < elements.size(); });
7   elements[tail] = value;
8   tail = (tail + 1) % elements.size();
9   count++;
10  not_empty_notify_one();
11 }
12
13 int Deq() {
14   std::unique_lock<std::mutex> lock(mutex_x);
15   not_empty_wait(lock, [this]() -> bool { return
16     count == 0; });
17   count--;
18   return result;
19 }
20 // ...
21 }
```

Reader-writer locks: std::shared_mutex, std::shared_lock, from <shared_mutex>
Recursive (re-entrant) mutexes: std::recursive_mutex, from <mutex>
Deferred locking:
// std::defer_lock: Tag, indicating that mutex should not be locked on construction
std::unique_lock<std::mutex> l(m, std::defer_lock);
if (...) // Mutex can later be acquired if needed. RAI! still means that mutex is released on lock destruction
l.lock();

2b - C++ atomics

Atomics
• Allow well-defined race conditions
• Allow fine-grained synchronization between threads
Read-modify-write (RMW) operations
An RMW operation on an atomic variable: Reads the old value of the variable. Writes a new value to the variable. The new value is either a completely new value or a function of the old value
All this is performed as one indivisible step - other threads cannot observe the effects of an RMW operation midway through.
std::atomic<T>:
• Declares an atomic variable of type T
• Most common use cases: boolean, integral and pointer types
std::atomic<MyStruct> *p(&my_struct);
Operations on std::atomic<T>: (All operations are atomic)
store(v): store value v of type T
load(): yields value of type T
Read-modify-write (RMW) operations:
exchange(v): store x and return old value
compare_exchange_weak(expected, desired): allowed to fail spuriously, i.e. behave as if expected != desired even when expected == desired. Failure should occur with low probability.
Compare_Exchange: Consider: x.compare_exchange(e, d);
The value of x and e are compared.
• If equal: d is stored to x and true is returned.
• If not equal: x is stored to e, x is left unchanged and false is returned.
Comparing and exchanging combined into one indivisible operation (RMW). If two threads try to concurrently compare-exchange x from a to b (a != b), at most one will succeed.

Operations on std::atomic<integral_type>: (All RMW)
fetch_add(x): Replace value with value + x, return old value
fetch_sub(x), fetch_and(x), fetch_or(x), fetch_xor(x) (similar)
Operations on std::atomic<integral_type>: (All RMW)
fetch_add(x): Replace value with value + x, return old value
fetch_sub(x), fetch_and(x), fetch_or(x), fetch_xor(x) (similar)

Relaxed memory order: std::memory_order_relaxed
• The weakest memory ordering
• Only guarantee: **sequential consistency per location, no inter-thread synchronizations!**
• Gives the compiler more flexibility to reorder instructions - useful for optimisations (which means **operations on different locations can be re-ordered**)
• Avoids the need to issue **expensive memory barriers**
• Useful when you really don't care in which order things happen
• Parallel find: when there are multiple occurrences we don't care which one is reported
• Sequential consistency facilitates message passing. Relaxed atomics cannot guarantee message passing.
Release-acquire consistency: made for message passing

T1	T2
// Prepare data data = 42; // Notify other thread flag.store(true, release);	// Wait for data to be ready while(!flag.load(acquire)) {} Spin! // Use data Foo(data); // guarantee 42

• **Acquire (load)** stops any operations **before** it to be reordered to after it ("Something has been done y"). (force thread to flush buffer)
• **Release (store)** stops any operations **after** it to be reordered to before it ("I want to receive message from another thread") (get all information flushed by previous threads)
May require **fewer** memory barriers than SC, but **more** memory barriers than relaxed - depends on architecture.

Memory Ordering for RMW:

k.fetch_add(1);	Sequentially consistent load and store
k.fetch_add(1);	Relaxed load and store
std::memory_order_relaxed;	Relaxed load, release store
k.fetch_add(1);	Relaxed load, release store
std::memory_order_release;	Acquire load, relaxed store
k.fetch_add(1);	Acquire load, release store
std::memory_order_acquire;	Acquire load, release store
k.fetch_add(1);	Acquire load, release store
std::memory_order_acq_rel;	

3a - Spinlocks

Useful when lock delay is expected to be short: Short critical sections and/or Low contention. Avoids making OS system calls.

Test-and-set spinlock

Test-and-set (TAS): Performed atomically:

```
1 struct tas_lock {
2   std::atomic<bool> latch_ = { false };
3   void lock() { while (latch_.exchange(true,
4     std::memory_order_acquire)); }
5   void unlock() { latch_.store(false,
6     std::memory_order_release); }
7 };
```

Problem: Cache thrashing: When multiple cores spin on a shared lock variable, each core repeatedly reads the lock variable. When one core executes TAS on the lock variable, the memory location of the shared lock variable becomes invalid on other cores (i.e. this core invalidates all other cores). Creates excessive traffic on memory bus.
Local spinning: Reduce bus traffic
• Repeatedly load cached copy of lock state
• Only do TAS when the lock is seen to be available
TAS is still needed: another thread might get there first!

```
1 struct ttas_lock {
2   ...
3   void lock() {
4     while (latch_.exchange(true, std::memory_order_acquire)) {
5       while (latch_.load(std::memory_order_relaxed));
6     }
7   }
8   ...
9 };
```

Bus traffic still a problem: Many threads locally spinning. Threads detect lock is free almost simultaneously. Will have a TAS fight.
Active backoff: On each iteration of local spinning, do nothing for a while!
NOTE: use volatile for loop for this.

Passive backoff: Use one of these instructions instead of volatile loop: Processor instructions for hinting that program is spinning: x86: pause. ARM: WFE.
Allows the processor to "do nothing" more efficiently. Reduces energy consumption. Does not induce OS context switch.
NOTE: use __m_m_pause() for this.
• Short backoff: Little time wasted "doing nothing". Threads may attempt TAS at uncomfortably similar times.
• Long backoff: More chance threads will diverge and attempt TAS at different times. More time spent "doing nothing" - inefficient.

Exponential backoff:
• Double the amount of time spent "do nothing" every iteration of local spinning
• Start from some small initial value
• Stop doubling when a maximum value is reached
• Widely-used in networking to avoid network congestion when re-transmitting data
Exponential backoff is not used for generic spinlocks in practice: backoff parameters require application-specific tuning to work well.
Backoff can underutilise critical section when lock is contended
• Threads back off when they notice contention
• When a thread releases the lock, there may be some delay before any thread acquires it
• More pronounced 显著的 at the higher contention

Spinlocks and fairness:
If contention is high, a thread may repeatedly fail to get the lock
Negative consequence of unfairness: starvation of threads Positive consequence of unfairness:
• Suppose lock grants access to shared data structure
• Thread accesses data structure -> relevant data is in cache
• Thread gets access again directly -> data still in cache
Tension between fairness and performance

Ticket lock

When a thread wants the lock, it obtains a ticket.
A thread holds the lock when its ticket number is being served.

When a thread releases a lock, the next ticket number gets served.

```
1 struct ticket_lock {
2   std::atomic<size_t> next_ = { 0 };
3   std::atomic<size_t> curr_ = { 0 };
4   void lock() {
5     auto ticket = next_.fetch_add(1, std::memory_order_relaxed);
6     while (curr_.load(std::memory_order_acquire) != ticket) {
7       __m_m_pause();
8     }
9   }
10  void unlock() {
11    auto current = curr_.load(std::memory_order_relaxed);
12    curr_.store(current + 1, std::memory_order_release);
13  }
14 };
```

NOTE: performs worse than spinlock, but more fair.

3b - Futexes and Hybrid Locks

Futexes and Hybrid Locks
Spinlocks vs. sleeping locks: System calls are expensive; going to sleep is expensive. Spinning involves doing work all the time: being awake is expensive.
Spinlock: Threads intensively check whether lock is free. Checks performed entirely in user space: no system calls required. Great when there is low contention, or short critical sections. **Prevents CPU from doing other useful work when contention is high.**
Sleeping lock: Thread that doesn't manage to get lock asks OS to put it to sleep. **OS wakes thread up when lock becomes free: requires system calls.** Good idea to sleep if lock won't be free for a while: CPU can do other things. **Bad idea to sleep if lock is just about to become free.**
Futex: fast userspace mutex: futex is a Linux system call - exposes functionality offered by the kernel (so not userspace). But futex works on userspace data, and can be used to implement synchronisation primitives that execute primarily in userspace. futex is very flexible and can implement more than just mutexes.

```
1 // 'sys_futex' is a SYSCALL with many OPERATIONS
2 int futex(uint32_t *p, int op, uint32_t v, const struct timespec *ttimeout, uint32_t *p2, uint32_t v2) {
3   return syscall(SYS_futex, p, op, v, timeout, p2, v3);
4 }
```

```
5 // 'FUTEX_WAIT' operation:
6 // - IF *p != v' THEN sets 'errno=EAGAIN' and returns '-1' immediately
7 // - OTHERWISE puts thread to sleep & adds it to KERNEL SPACE wait queue associated with 'p'; returns '0' when woken up
8 int futex_wait(uint32_t *p, uint32_t v) {
9   return futex(p, FUTEX_WAIT, v, nullptr, nullptr, 0);
10 }
11 // 'FUTEX_WAKE' operation:
12 // - Wake up at most 'wake_count' threads in 'p'-associated wait queue; returns 'actual number of woken up threads'
13 // - 'wake_count' must commonly '1' or 'INT_MAX'
14 int futex_wake(uint32_t *p, uint32_t wake_count) {
15   return futex(p, FUTEX_WAKE, wake_count, NULL, NULL, 0);
16 }
```

Simple implementation
1 struct mutex_simple {
2 const int kFree = 0; const int kLocked = 1;
3 std::atomic<int> state_ = { kFree };
4 void lock() {
5 while (state_.exchange(kLocked) == kLocked) {
6 futex_wait(&state_, kLocked);
7 }
8 }
9 void unlock() {
10 state_.store(kFree);
11 futex_wake(&state_, 1); // wake up 1 waiter
12 }
13 }

Pointer p passed to FUTEX_WAIT and FUTEX_WAKE can be address of any int-sized piece of data
The OS doesn't need to know about this data before you call futex
The futex system call doesn't care what meaning you ascribe to the values of *p
We store futex waiter queues in kernel space, when a thread calls FUTEX_WAIT, we create new wait queue keyed by the address p. When all waiters are woken, queue memory is freed.
Barging: a sleep thread is woken, but another new thread acquire the lock before the woken thread.
Problem: wasteful to call FUTEX_WAKE when there are no waiters

Smarter futex-based mutex design

Three state values:
• 0: mutex is available
• 1: mutex is locked; the thread that locked it thinks there are no waiters
• 2: mutex is locked; the thread that locked it thinks there might be waiters

```
1 class mutex_smarter {
2   const int kFree = 0;
3   const int kLockedNowWaiters = 1;
4   const int kLockedWaiters = 2;
5   void lock() {
6     int old = cmpxchg(kFree, kLockedNowWaiters);
7     if (old == kFree) return; // got lock w/out contention
8   }
9   if {
10    do { if (old == kLockedWaiters || cmpxchg(kLockedNowWaiters, kLockedWaiters) != kFree) {
11      futex_wait(&state_, kLockedWaiters);
12    }
13    old = cmpxchg(kFree, kLockedWaiters);
14    } while (old != kFree);
15  }
16  void unlock() {
17    if (state_.exchange(kFree) == kLockedWaiters) {
18      futex_wake(&state_, 1);
19    }
20  }
21 private:
22  std::atomic<int> state_ = { kFree };
23  int cmpxchg(int expected, int desired) {
24    int e = expected; // mutable stack variable
25    state_.compare_exchange_strong(e, desired);
26    return e;
27  }
28 };
```

• Zero kernel memory used when there are no waiters
• Waiter queues created on demand: map from address of user-space integer to queue
• Waiter queue disappears when last waiter is woken, reappears if there are more waiters in the future
• The futex system call doesn't care how the userspace code treats the value of the user-space integer

4a - Concurrency in Haskell

Concurrency in Haskell

Haskell's MVar is a key building block for concurrency As we shall see, it allows a mixture of: shared memory concurrency and message passing concurrency.
Import Control.Concurrent
forkIO :: IO () -> IO ThreadId
Kicks off the computation asynchronously in a new thread; immediately returns the new thread's Id. forkIO causes a thread to run asynchronously. When main ends, the program is terminated even if threads are still running.

MVar a - mutable variable storing a value of type a
A MVar is either empty (holds no value) or full (holds a value of type a). Create a new MVar with a given value:
newMVar :: a -> IO (MVar a)
Create a new empty MVar:
newEmptyMVar :: IO (MVar a)
Take value from an MVar:
takeMVar :: MVar a -> IO a
Blocks until the MVar is full, leaves the MVar empty. Yields the value that was in the MVar.
Put value into an MVar:
putMVar :: MVar a -> a -> IO ()
Blocks until the MVar is empty. Leaves the MVar full, containing the given value.
Read current value from MVar:
readMVar :: MVar a -> IO a
Blocks until the MVar is full. Yields the current value of the MVar, leaving it full.

Joining threads using an MVar:
thread :: ... -> MVar () -> IO ()
thread ... handle do ...
- indicate that this thread has finished
putMVar handle ()
main = do
 handle <- newEmptyMVar
 forkIO (thread ... handle)
 - Wait for thread to finish: blocks until there is something to take
 takeMVar handle

Getting a value from a thread join:
thread :: ... -> MVar Int -> IO Int
thread ... handle = do ...
 result <- ...
 - indicate that this thread has finished, providing a result
 putMVar handle result
main = do
 handle <- newEmptyMVar
 forkIO (thread ... handle)
 - Wait for thread to finish and get its result
 result <- takeMVar handle
 Use MVars for mutual exclusion:
 thread :: ... -> MVar Int -> ... -> IO Int
 thread ... mutex ... = do
 putMVar mutex ...
 - Critical section
 takeMVar mutex
main = do
 mutex <- newEmptyMVar
 - Launch two threads, with access to a common mutex
 forkIO (thread ... mutex ...)
 forkIO (thread ... mutex ...)

Replicate monad with
replicateM :: Monad m => Int -> m a -> m [a] e.g. take from MVar 10 times in a row
values <- replicateM 10 (takeMVar v) :: IO [Int]
Unbounded channels

```
1 data Channel a = Channel (MVar (Stream a)) (MVar (Stream a))
2 type Stream a = MVar (Item a)
3 data Item a = Item a (Stream a)
4
5 newChannel :: IO (Channel a)
6 newChannel = do
7   emptyStream <- newEmptyMVar
8   readEnd <- newMVar emptyStream
9   writeEnd <- newMVar emptyStream
10  return (Channel readEnd writeEnd)
11 readChannel :: Channel a -> IO a
12 readChannel (Channel readEnd _) = do
13   readEndStream <- takeMVar readEnd
14   (Item value remainder) <- takeMVar readEndStream
15   putMVar readEnd remainder
16   return value
17 writeChannel :: Channel a -> a -> IO ()
18 writeChannel (Channel _ writeEnd) value = do
19   newEmptyStream <- newEmptyMVar
20   writeEndStream <- takeMVar writeEnd
21   putMVar writeEndStream (Item value newEmptyStream)
22   putMVar writeEnd newEmptyStream
```

IORef - mutable atomic reference

```
1 newIORef :: a -> IO (IORef a)
2 readIORef :: IORef a -> IO a
3 atomically :: IORef a -> IO a -> IO ()
```

AtomicCounter

```
1 newCounter :: Int -> IO AtomicCounter
2 incCounter :: Int -> AtomicCounter -> IO Int
3 readCounter :: AtomicCounter -> IO Int
4 decrementCounter :: AtomicCounter -> IO Int
```

4b - Concurrency in Rust

```
1 // can only capture 'static refs
2 let h = thread::spawn(|| -> T {...});
3 h.join().unwrap(); // remember to join handle
4
5 // attach condvar to data with this
6 let p = Arc<Mutex<T>, Condvar> = ...;
7 let m = cv; u = &p; // unpack mutex & condvar
8 cv.notify_one(all()); // condvar notify
9 let mut guard = m.lock().unwrap();
10 let val = &mut *guard; // ASIDE: mut deref
11 while /doctual cond -> / { // wait for condvar
12   guard = cv.wait(guard).unwrap();
13 }
```

5 - Dynamic Data Race Detection

Vector clock-based race detection

A thread's **logical clock**, a non-negative integer. A thread's logical clock value **increases** each time the thread releases a mutex. Releasing a mutex indicates transitioning to next phase of concurrent program.
A vector clock is a tuple of N logical clocks, one per thread:
(c₀, c₁, ..., c_{N-1}). Equivalently: vector clock is a mapping from Threads to natural numbers. If V is a vector clock, V(t) denotes logical clock of thread t. Set of all vector clocks: VC
Bottom vector clock: ⊥ = (0, 0, ..., 0). Every thread has logical clock 0.
Partial order on vector clocks: V₁ ≤ V₂ if and only if ∀t. V₁(t) ≤ V₂(t). One vector clock is "less-than or equal to" another vector clock if their logical clocks are pointwise less-than or equal to.

Join of vector clocks: V₁ ∪ V₂ = pointwise maximum of V₁, V₂
Increment: inc_C(V) = V[t ← V(t) + 1]. Same as V, but logical clock of t is incremented.
Algorithm state: (C, L, R, W):
• C : Threads -> VC. C_t = C(t). C represents what thread t knows about the logical clocks of all threads. If I am thread t, then: C_t(t) is my logical clock. It will always be **positive**. For u ≠ t, C_t(u) = z means "I know that thread u's logical clock is at least z". When t **acquires a lock**, t gets information about the logical clocks of threads who previously held the lock.
• L : Locks -> VC. L_m = L(m). L_m represents the value of the vector clock associated with the last thread that released m, when the release occurred. For a lock m and thread t: L_m(t) = z means that the last thread to release m knew that thread t's logical clock was at least z when it released the mutex.
• R : Locations -> VC. R_x = R(x). R_x(t) represents the value of thread t's logical clock of all threads. I know that thread t's logical clock is at least z. For a location x and thread t: R_x(t) = 0 means that I has never read from x. Otherwise R_x(t) was t's logical clock last time read from x.
• W : Locations -> VC. Similar to R.

Initial analysis state: C = (inc₀(1), inc₁(1), ..., inc_{N-1}(1)). Thread t knows its logical clock is 1 and thinks all other threads' logical clocks are 0. L = 2m. 1. No thread has unlocked any mutex. R = 2x. 1. W = 2x. 1. No thread has read from or written to any location.
ACQUIRE:
$$C' = C[t \rightarrow C_t \sqcup L_m]$$

$$(C, L, R, W) \rightarrow acq(t, m) (C', L, R, W)$$

READ:
$$W_x \sqsubseteq C_t$$

$$R' = R[x \rightarrow R_x[t \rightarrow C_t(t)]]$$

$$(C, L, R, W) \rightarrow rd(t, x) (C, L, R', W)$$

WRITE:
$$W_x \sqsubseteq C_t \quad R_x \sqsubseteq C_t$$

$$W' = W[x \rightarrow W_x[t \rightarrow C_t(t)]]$$

$$(C, L, R, W) \rightarrow wr(t, x) (C, L, R, W')$$

RELEASE:
$$L' = L[m \rightarrow C_t]$$

$$C' = C[t \rightarrow inc_t(C_t)]$$

$$(C, L, R, W) \rightarrow rel(t, m) (C', L', R, W)$$

$$\exists u. W_x(u) > C_t(u)$$

$$(C, L, R, W) \rightarrow rd(t, x) WriteReadRace(u, t, x)$$

$$\exists u. R_x(u) > C_t(u)$$

$$(C, L, R, W) \rightarrow wr(t, x) ReadWriteRace(u, t, x)$$

Formal Properties in asynchronous computation:

- **Safety:** Nothing bad happens ever. If it is violated, it is done by a **finite** computation.

This is a safety property as ... **violates the property and can be done in finite time**. The "bad thing" is ...

- **Liveness:** **Something good happens eventually**. Cannot be violated by a finite computation (intuition: we can always run longer and see what happens).

This can be read as "... will **eventually** ...". This is a liveness property as one cannot violate it in a **finite** number of steps: If ... yet, they may do so eventually at a later time. The "good thing" is

Amdahl's Law:

$$\text{Speedup} = \frac{1 - \text{thread execution time}}{n - \text{thread execution time}} = \frac{1}{1 - p + \frac{1}{n}}$$

p : parallel fraction, n : number of threads. (We need very high parallel fraction to achieve high speedup)

Basics of Shared-Memory Concurrency

Read-Modify-Write (RMW):

- Holds some value x
- Has a method *getAndMumble()* such that: Returns object's prior value x . Replaces x with *mumble()* for some function *mumble*. And it does so **atomically**, in a mutually exclusive way.

Weak RMW: enables synchronisation between two threads. (E.g. exchange - xchg, FetchAndAdd-FAA)

Strong RMW: enables synchronisation between an **arbitrary** number of threads. (E.g. CompareAndSet-CAS)

Concurrent Semantics: Sequential Consistency (SC)	
Sequential Consistency (SC) (=interleaving semantics): The instructions of each thread are executed in order. Instructions of different threads can be interleaved arbitrarily.	
Notations:	
$x, y, \bar{z}, \dots$	Shared memory locations
$a, b, \bar{c}, \dots$	Private (thread-local) registers
$E, \bar{E}, \dots$	Expressions over values (integers) and registers
$a := x$	Read from location x into register a
$x := a$	Write contents of register a to location x
$a \Leftarrow E$	Assignment: compute E and write it to a

CONWHILE sequential commands:

$C \in \text{Com} ::= a \Leftarrow E$ [assignment]

$[a := x \text{ [(memory read)}}$

$[x := a \text{ [(memory write)}}$

$[a := \text{CAS}(x, E, E)]\text{FAA}(x, E)$ [(memory) RMWs]

$\text{skip } [C; C] \text{ while } B \text{ do } C$

$\text{if } B \text{ then } C \text{ else } C$

CONWHILE concurrent programs: $P \in \text{Prog} \triangleq \text{Tid} \rightarrow \text{Com}$

For n -threaded program P : $C_i [C_i] \dots [C_n]$ with $\text{dom}(P) = \{\tau_1, \dots, \tau_n\}$ and $P(\tau_i) = C_i$ for $i \in [1, \dots, n]$.

SC Configurations:

- **Shared memory:** $M \in \text{Mem} \triangleq \text{Loc} \rightarrow \text{Val}$. Val : set of all values, including integer and Boolean values.
- **Store:** $s \in \text{Store} \triangleq \text{Reg} \rightarrow \text{Val}$.
- **Store Map:** $S \in \text{SMap} \triangleq \text{Tid} \rightarrow \text{Store}$. $s = S(\tau)$: the store map of τ .
- $s(b)$: the value of register b for thread τ .
- **SC configuration:** (P, S, M)

SC Operational Semantics:

Program transitions describe the steps in program executions, e.g. how a conditional (if) statement is executed.

Storage transitions describe how instructions interact with the storage (memory) system, e.g. how a memory read behaves.

- If the program takes a silent transition:

$$\begin{array}{c} P, S \xrightarrow{\tau \hookrightarrow_p} P', S' \\ P, S, M \rightarrow P', S', M \\ \hline P, S \xrightarrow{\tau \hookrightarrow_p} P', S' \quad M \xrightarrow{\tau \hookrightarrow_m} M' \\ P, S, M \rightarrow P', S', M' \end{array}$$

• If both the program and storage systems take the same transition, then we can combine them:

$$\begin{array}{c} P, S \xrightarrow{\tau \hookrightarrow_p} P', S' \quad M \xrightarrow{\tau \hookrightarrow_m} M' \\ \hline P, S, M \rightarrow P', S', M' \end{array}$$

SC Transition Labels:

- **empty label** ϵ : a silent transition (e.g. when reducing skip; C to C);
- **read label** (x, v) : reading value v from memory location x
- **write label** (W, x, v) : writing value v to memory location x
- **successful RMW label** (U, x, v_w, v_r) : updating the value of location x to v_w when the old value of x in memory is v_r
- **failed RMW label** $(U, x, v_r, \perp)$: a failed CAS instruction where the old value of x in memory, v_r , does not match the expected value.

SC Sequential Transitions: $C, s \xrightarrow{\tau} C', s'$.

$$\begin{array}{c} s(a) = v \quad s' = s[a \mapsto v] \\ x := a, s \xrightarrow{(W, x, v)}_c \text{skip}, s \quad a := x, s \xrightarrow{(R, x, v)}_c \text{skip}, s' \\ \text{eval}(s, E) = v \quad v_w = v_0 + v \quad s' = s[a \mapsto v_0] \end{array}$$

$$a := \text{FAA}(x, E), s \xrightarrow{(U, x, v_0, v_w)}_c \text{skip}, s'$$

$$\text{eval}(s, E_w) = v_w \quad v_r = v_0 \quad \text{eval}(s, E_r) = v_n \quad s' = s[a \mapsto 1]$$

$$a := \text{CAS}(x, E_r, E_n), s \xrightarrow{(U, x, v_0, v_w)}_c \text{skip}, s'$$

$$\text{eval}(s, E_w) = v_w \quad v_r \neq v_0 \quad s' = s[a \mapsto 0]$$

$$a := \text{CAS}(x, E_r, E_n), s \xrightarrow{(U, x, v_0, \perp)}_c \text{skip}, s'$$

Program transition:

$$P(\tau) \rightarrow C \quad S(\tau) \rightarrow s \quad C, s \xrightarrow{\tau} C', s' \quad P' = P[\tau \mapsto C'] \quad S' = S[\tau \mapsto s']$$

$$P, S \xrightarrow{\tau \hookrightarrow_p} P', S'$$

$$\begin{array}{c} \text{SC Storage Transitions: } M \xrightarrow{\tau} M' \\ \frac{M(x) = v \quad M' = M[x \mapsto v] \quad M(x) = v_0}{M \xrightarrow{(R, x, v)}_m M \quad M' \xrightarrow{(R, x, v)}_m M'} \\ \frac{M(x) = v_0 \quad M' = M[x \mapsto v_n]}{M \xrightarrow{(W, x, v_0, v_n)}_m M'} \\ \frac{M \xrightarrow{(U, x, v_0, v_n)}_m M'}{M \xrightarrow{(U, x, v_0, v_n)}_m M'} \end{array}$$

Many Steps of Evaluation: $\rightarrow^*$ for the reflexive transitive closure of $\rightarrow$:

$P, S, M \rightarrow^* P', S', M' \Leftrightarrow (P, S, M) = (P', S', M') \vee \exists P'', S'', M'', P', S', M' \rightarrow P'', S'', M'' \wedge P'', S'', M'' \rightarrow^* P', S', M'$.

SC Traces:

Initial Memory: $M_0 \triangleq \lambda x. 0$. **Initial Store:** $S_0 \triangleq \lambda a. 0$. **Initial Store Map:** $S_0 \triangleq \lambda \tau, S_0$. **Terminated Program:** $P_{skip} \triangleq \lambda \tau, \text{skip}$.

Initial SC-configuration: (P, S_0, M_0) .

SC-trace: an evaluation path that starts from the initial SC-configuration of P and terminates with P_{skip} , i.e. there exists S and memory M such that: $P, S_0, M_0 \rightarrow^* P_{skip}, S, M$.

A pair (S, M) denotes an **SC-outcome** iff $P, S_0, M_0 \rightarrow^* P_{skip}, S, M$.

SC is **not deterministic nor confluent**.

Deterministic:

$\forall P, S, M, P_1, S_1, M_1, P_2, S_2, M_2$

if $P, S, M \rightarrow P_1, S_1, M_1 \wedge P, S, M \rightarrow P_2, S_2, M_2$

then $(P_1, S_1, M_1) = (P_2, S_2, M_2)$

Confluent:

$\forall P, S, M, P_1, S_1, M_1, P_2, S_2, M_2$

if $P, S, M \rightarrow^* P_1, S_1, M_1 \wedge P, S, M \rightarrow^* P_2, S_2, M_2$

then $\exists P', S', M'. P_1, S_1, M_1 \rightarrow^* P', S', M' \wedge P_2, S_2, M_2 \rightarrow^* P', S', M'$

Concurrent Semantics: Total Store Ordering (TSO)

Weak Memory Models (WMM):

- Unlike SC, the instructions of a thread may be **reordered**, i.e. they may execute **out of order**
- May observe **weak behaviours** (anomalies) not observable under SC.

TSO (Total Store Ordering)

- Allows the following for **adjacent** instructions (in program order):

1. **write-read reordering on different locations:** a later read on y can be reordered before an earlier write on x when $x \neq y$.

2. **write-read reordering on same location with write forwarding:** a later read on x can be reordered before an earlier write on x provided that the value of the write is forwarded to (inlined in) the read.

- 1 leads to **weak SB (store buffering)**; 2 alone **does not cause weak behaviours**.

- No other reordering or change is allowed
- i.e. TSO $\rightarrow$ SC + write-read reordering on different locations

+ write-to-read on same location + write forwarding

For TSO, we extend the **CONWHILE** sequential commands:

$C \in \text{Com} ::= m\text{fence}$ [memory fence]

TSO Configurations:

- **Buffer**, as a FIFO sequence of delayed write labels: $b \in \text{Buff} \triangleq \text{Seq} < W\text{Lab} >$. $W\text{Lab} \triangleq \{(W, x, v) | x \in \text{Loc} \wedge v \in \text{Val}\}$.
- **Buffer Map:** $B \in \text{BMap} \triangleq \text{Tid} \rightarrow \text{Buff}$. $b = B(\tau)$: the buffer of τ .
- **TSO Configuration:** (P, S, M, B) .

TSO Transition Label: either an SC label, or a memory fence label MF for executing an $m\text{fence}$.

TSO sequential transitions include all SC sequential transitions, as

well as:

$$m\text{fence}, s \xrightarrow{MF} s \text{ skip}, s$$

TSO Storage Transitions: $M, B \xrightarrow{\tau} M', B'$.

$$B(\tau) = b \quad b' = b[(x, v)] \quad B' = B[\tau \mapsto b']$$

$$M, B \xrightarrow{\tau(U, x, v)}_m M', B'$$

$$B(\tau) = b \quad \text{get}(M, b, x) = v$$

$$M, B \xrightarrow{\tau(R, x, v)}_m M, B$$

$$\text{get}(M, b, x) \triangleq \begin{cases} v & \text{if } \exists b_1, b_2. b = b_1[(x, v), b_2] \\ & \wedge \neg \exists v'. (W, x, v') \in b_2 \\ M(x) & \text{otherwise} \end{cases}$$

$$\frac{B(\tau) = \emptyset \quad B(\tau) = \emptyset \quad M(x) = v_0}{M, B \xrightarrow{\tau \text{MF}}_c M, B} \quad \frac{M, B \xrightarrow{\tau(U, x, v_0, \perp)}_m M, B}{M, B \xrightarrow{\tau(U, x, v_0, \perp)}_m M, B}$$

$$B(\tau) = \emptyset \quad M(x) = v_0 \quad M' = M[x \mapsto v_n]$$

$$M, B \xrightarrow{\tau(U, x, v_0, v_n)}_m M', B$$

$$B(\tau) = (W, x, v).b \quad M' = M[x \mapsto v] \quad B' = B[\tau \mapsto b]$$

$$M, B \xrightarrow{\tau \text{W}}_m M', B'$$

Initial Buffer Map: $B_0 \triangleq \lambda \tau. \emptyset$. **Initial TSO-configuration:** (P, S_0, M_0, B_0) .

TSO-trace: an evaluation path that starts from the initial TSO-configuration of P and terminates with P_{skip} and empty buffers; i.e. there exists S and memory M such that: $P, S_0, M_0, B_0 \rightarrow^* P_{skip}, S, M, B_0$.

A pair (S, M) denotes an **TSO-outcome** iff $P, S_0, M_0, B_0 \rightarrow^* P_{skip}, S, M, B_0$.

TSO is not deterministic nor confluent.

NOTE: TSO allows for s-fence (with SF label); and s-fence-read reordering. The **buffer** for memory transitions can hold SF labels.

NOTE: TSO is like TSO but allows write-write reordering on different memory locations.

Declarative Semantics

$\text{typ}((R, x, v_r)) \triangleq R \quad \text{typ}((W, x, v_w)) \triangleq W \quad \text{typ}((U, x, v_r, v_w)) \triangleq U$

$\text{val}_r((R, x, v_r)) \triangleq v_r \quad \text{val}_r((U, x, v_r, v_w)) \triangleq v_r$

$\text{val}_w((W, x, v_w)) \triangleq v_w \quad \text{val}_w((U, x, v_r, v_w)) \triangleq v_w$

$\text{loc}((R, x, v_r)) = \text{loc}((W, x, v_w)) = \text{loc}((U, x, v_r, v_w)) \triangleq x$

$[A]$ for the identity relation on A : $A] \triangleq \{(a, a) | a \in A\}$

r, r' for composition

r^+ for the reflexive closure of r

$\text{irreflexive}(r) \stackrel{\text{def}}{\Leftrightarrow} \neg \exists a. (a, a) \in r$

$\text{acyclic}(r) \stackrel{\text{def}}{\Leftrightarrow} \text{irreflexive}(r^+)$

$A_r \triangleq \{a \in A | \text{tid}(a) = r\}$ and $r_r \triangleq r \cap (A_r \times A_r)$

r_i for internal (same-thread) r edges:

$r_i \triangleq \{(a, b) \in r | \text{tid}(a) = \text{tid}(b) \vee \text{tid}(a) = 0\}$

r_e for external r edges: $r_e \triangleq r \setminus r_i$

$A_x \triangleq \{a \in A | \text{loc}(a) = x\}$ and $r_x \triangleq r \cap (A_x \times A_x)$

$r_{\text{loc}} \triangleq \{(a, b) \in r | \text{loc}(a) = \text{loc}(b)\}$

G.B $\triangleq E$

G.po $\triangleq po$

G.rf $\triangleq rf$

G.R $_x \triangleq G.R \cap \{r \in E | \text{loc}(r) = x\}$

$rf = \text{"read from" } WU \rightarrow R]$

$po = \text{"program order" } E \rightarrow E]$

$mo = \text{"modification order" } WU \rightarrow WU]$

$rb = \text{"read before" } R \rightarrow WU]$

$pbo = \text{"preserved program order" } E \rightarrow E]$

$hb = \text{"happened before" } E \rightarrow E]$

$sw = \text{"synchronizes with" } E \rightarrow E]$

COH-bad patterns

RU_x

$rf \uparrow \downarrow po$

WU_x

$a := x \quad // 1$

$x := 1$

no-future-read

rf

U_x

$r := \text{CAS}(x, 1, 1) \quad // 1$

rmw-1

WU_x

$mo \uparrow \downarrow po$

WU_x

coherence-ww

WU_x

$mo \uparrow \downarrow po$

WU_x

coherence-rw

WU_x

$rf \uparrow \downarrow po$

WU_x

coherence-rr

$x := 1 \quad // 1$

$x := 2 \quad // 1$

coherence-wr

WU_x

$mo \uparrow \downarrow po$

WU_x

rmw-2

WU_x

$mo \uparrow \downarrow po$

WU_x

atomicity

In coherent executions, an RMW event may only read from its immediate **mo**-predecessor.

RA needed

Spinlock implementation

lock(l) :

$r := 0;$

while $r \neq 0$ **do**

$r := \text{CAS}(l, 0, 1)$

unlock(l) :

$l := 0$

You need RA to implement locks (COH too weak); "synchronizing" every write & read.

C11 semantics

Reads: (R^m, x, v) , where $m \in \{\text{na}, \text{rlx}, \text{acq}, \text{sc}\}$

Writes: (W^m, x, v) , where $m \in \{\text{na}, \text{rlx}, \text{acq}, \text{sc}\}$

RMWs: (U^m, x, v_o, v_n) or $(U^m, x, v_o, \perp)$, where

$m \in \{\text{rlx}, \text{acq}, \text{rel}, \text{acq-rel}, \text{sc}\}$

Fences: F^m , where $m \in \{\text{acq}, \text{rel}, \text{acq-rel}, \text{sc}\}$

Given an event e , we write $\text{mod}(e)$ for the mode of e .

"Mode strength" order $\sqsubseteq$ is given by:

$\text{na} \rightarrow \text{rlx} \xleftrightarrow{\text{acq}} \text{acq-rel} \rightarrow \text{sc}$

Given a set of events E , and a mode m , we write:

$E^{\sqsubseteq m} \triangleq \{e \in E | m = \text{mod}(e) \vee m \sqsubseteq \text{mod}(e)\}</$