

AOD450 200V N-Channel MOSFET

General Description

The AOD450 uses advanced trench technology and design to provide excellent $R_{\text{DS(ON)}}$ with low gate charge. This device is suitable for use in inverter, load switching and general purpose applications.

Product Summary

 $\begin{array}{ll} V_{DS} & 200V \\ I_D \text{ (at V_{GS}=$10V)} & 3.8A \\ R_{DS(ON)} \text{ (at V_{GS}=$10V)} & < 0.70\Omega \end{array}$


100% UIS Tested 100% R_g Tested




TO252 DPAK

Top View







Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V _{DS}	200	V	
Gate-Source Voltage		V _{GS}	±30	V	
Continuous Drain Current	T _C =25℃	1	3.8		
	T _C =100℃	'D	2.7	A	
Pulsed Drain Current C		I _{DM}	10		
Avalanche Current ^C		I _{AS}	3	А	
Avalanche energy L=1.35mH ^C		E _{AS}	6	mJ	
	T _C =25℃	ь	25	W	
Power Dissipation ^B	T _C =100℃	P_{D}	12.5	VV	
	T _A =25℃	ь	2.1	10/	
Power Dissipation A	T _A =70℃	P _{DSM}	1.3	W	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	C	

Thermal Characteristics							
Parameter	Symbol	Тур	Max	Units			
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{\theta JA}$	17.1	30	℃/W		
Maximum Junction-to-Ambient AD	Steady-State	Т∙өЈА	50	60	℃/W		
Maximum Junction-to-Case Steady		$R_{\theta JC}$	4	6	℃/W		



Electrical Characteristics (T_J=25℃ unless otherwise noted)

Symbol	Parameter	Conditions	Conditions		Тур	Max	Units
STATIC F	PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =10mA, V _{GS} =0V	I _D =10mA, V _{GS} =0V				V
I _{DSS}	Zara Cata Valta da Drain Current	$V_{DS} = 160 V, V_{GS} = 0 V$				1	μΑ
	Zero Gate Voltage Drain Current		T _J =55℃			5	
I_{GSS}	Gate-Body leakage current	$V_{DS}=0V$, $V_{GS}=\pm30V$	$V_{DS}=0V$, $V_{GS}=\pm30V$			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		3	5	6	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =3.8A			0.55	0.7	
			T _J =125℃		1.1	1.32	Ω
g _{FS}	Forward Transconductance	V _{DS} =15V, I _D =3.8A			8.7		S
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V			0.8	1	V
I _S	Maximum Body-Diode Continuous Cur	rent ^G			6	Α	
DYNAMIC	CPARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =25V, f=1MHz		170	215	260	pF
C _{oss}	Output Capacitance			20	32	50	pF
C_{rss}	Reverse Transfer Capacitance			3	7.2	15	pF
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz			5.5		Ω
SWITCHI	NG PARAMETERS						
Q _g (10V)	Total Gate Charge		V 40V V 25V I 2.9A		3.82		nC
Q _g (4.5V)	Total Gate Charge	\/ . =10\/ \/ . =25\/ \			0.92		nC
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =25V, I_{D} =3.8A			1.42		nC
Q_{gd}	Gate Drain Charge]		1.47		nC
t _{D(on)}	Turn-On DelayTime				6.3		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =25V, R_L =6.5 Ω , R_{GEN} =3 Ω			3.3		ns
t _{D(off)}	Turn-Off DelayTime				10.5		ns
t _f	Turn-Off Fall Time				2.8		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =3.8A, dI/dt=100A/μs			59		ns
Q_{rr}	Body Diode Reverse Recovery Charge	I _F =3.8A, dI/dt=100A/μs			142		nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev. 2.0 June 2013 **www.aosmd.com** Page 2 of 6

B. The power dissipation P_D is based on $T_{J(MAX)}$ =175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =175° C. Ratings are based on low frequency and duty cycles to keep initial T_J =25° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}$ C.




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Pulse Width (s)
Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

