

VHDL Quick Reference Card

Introduction

VHDL is a case insensitive and strongly typed language. Comments start with two adjacent hyphens (--) and end at end of line.

Compilation Units

ref. 11
ref. 3
ref. 4
ref. 10
ref. 14

Entity Declaration

```
entity n_input_nand is
     generic ( n : integer := 2);
     port ( data : in bit_vector( 1 to n );
               result : out bit );
end n input nand
```

-- port directions : in | out | inout | buffer | linkage

Architecture Declaration

architecture behave of n_input_nand is	
declarations	ref. 7
begin	
concurrent statements	ref. 9
end behave	

Operators

```
logical operators: and, or, xor, nand, nor, xnor, not
relational operators : =, /=, <, <=, >, >=
shift left/right logical operators
                                              : sll. srl
shift left/right arithmetic operators
                                              : sla, sra
rotate lefet/right logical operators
                                              : rol, ror
other operators: +, -, &, *, **, /, mod, abs, rem
eg. &
               : concatenation.
                                   '1' & "10" = "110"
     **
               : exponentiation. 2 ** 3 = 8
               : remainder,
                                   7 \text{ rem } 2 = 1
     rem
               : division modulo, 5 \mod 3 = 2
     mod
```

Data Types

Predefined Data Types 6.1

bit '0' and '1' Array of "bit" bit vector boolean true and false

character	7-bit ASCII
integer	signed 32 bit at least
natural	integer ≥ 0
positive	integer > 0
real	Floating point, min: +1e38 to -1e38
string	Array of characters
time	hr, min, sec, ms, us, ns, ps, fs

User Defined Data Types

type range is range 0 to 100000 units

> -- base unit meter: kilometer = 1000 meter;

end units distance:

type number is integer;

type voltage **is range** 0 **to** 5;

type current is range 1000 downto 0;

type d_bus is array (range <>) of bit;

type instruction is record

opcode : bit; operand: bit;

end record:

type int file is file of integer;

type pointer_to_integer is access integer;

subtype positive number is integer range 0 to 100000

type fourval is (X, L, H, Z);

subtype resolve_n is resolve twoval;

7. **Declarations**

constant bus_width : integer := 32

variable read flag : bit := 0; -- only in processes -- and subprograms

signal clock "bit:

file f3: int file **open** write mode **is** "test.out":

alias enable : bit is addr(31);

attribute delay : time;

component n_input_nand

generic (n : integer := 2); (data : **in** bit_vector (1 to n); result : out bit);

end component n_input_nand;

function square (i : integer) return integer;

for store : use configuration latch;

Attributes

-- type my_array is array (9 downto 0) of any_type;

-- variable an_array : my_array;

-- type fourval is ('0', '1', 'Z', 'X');

-- signal sig : sigtype;

-- constant T: time := 10 ns;

Attribute	Result type	Result
my_array 'high	any_type	9
my_array'left	any_type	9
my_array'low	any_type	0

my_array'right	any_type	0			
my_array'ascending	boolean	false			
my_array'length	integer	10			
my_array'range	integer	9 downto 0			
my_array'reverse_range					
	integer	0 to 9			
fourval'leftof('0')	fourval	error			
fourval'leftof('1')	fourval	' 0'			
fourval'pos('Z')	integer	2			
fourval'pred('1')	fourval	' 0'			
fourval'rightof('1')	fourval	'Z'			
fourval'succ('Z')	fourval	'X'			
fourval'val(3)	fourval	'X'			
sig'active	boolean				
	True if activity on sig				
sig'delayed(T)	sigtype				
	Copy of sig delayed by T				
sig'driving_value	sigtype				
	Value of drive	er on sig			
sig'event	boolean				
	True if event on sig				
sig'last_active	time				
	Time since la	st activity			
sig'last_event	time				
	Time since la	st event			
sig ʻlast_value	sigtype				
	Value before	last event			
sig'quiet(T)	boolean				
	Activity (nov	v - T) to now			
sig'stable(T)		boolean			
	Event (now -	-T) to now			
sig'transactio	bit				
	Toggles on ac	ctivity on sig			

Statements

Concurrent Statements

state mach: process (state) -- label is optional -- variable declarations -- ref. 7 begin -- sequential statements -- ref. 9 end process;

U1_n_input_nand:n_input_nand

generic map $(n \Rightarrow 2)$ port map (data => my_data; result => my_res);

top block: block

-- declaration -- ref. 7

begin

-- ref. 9 -- concurrent statements

end block:

label1 : **for** i **in** 1 to 3 **generate**

label2: nand2(a(i), b(i), c(i));

end generate

label3 : **if** (i < 4) **generate**

label4: nor2(a(i), b(i), c(i));

end generate; **Sequential Statements** null: -- does nothing wait on sig1, sig2 until (sig = '1') for 30 ns; wait until (clock'event and clock = '1'); read_flag := 0; -- read_flag is a variable if (x < y) then max := y; **elsif** (x > y) then max := x; -- optional **else** $\max := x$; -- optional end if; case a is **when** '1' | '0' => $d \le$ '1'; when 'Z' => d <= '0': when others => d <= 'X';-- optional end case: while (x < y) loop next when (x > 5); -- usage of next x := x + 1; end loop; **for** i **in** (0 to 100) **loop** x := x + i: exit when (x = 0); -- usage of exit end loop; **Concurrent and Sequential Statements** enable <= select **after** 1 ns: **assert** (a = b)**report** "a is not equal to b" severity note: -- severity levels : **note** | **warning** | **error** | **failure** 10. Package Declarations ■ package two_level is -- type, signal, functions declarations -- ref. 7 end two level: package body two_level is -- subprogram definitions -- ref. 7 end two_level; 11. Library Usage Declarations -- using the two_level package. library work: use work.two level.all: -- all objects used **use** work.two.level.vcc; -- only the "vcc" object used 12. Subprograms **function** bool 2 2level (boolean: in bool) return two level is variable return_val : two_level; begin if (in bool = true) then return val := high; else return val := low;

```
end if:
     return return val:
end bool 2 2level;
procedure clock_buffer
     ( signal local clk
                                   : inout bit:
       signal clk pin
                                   : in bit:
       constant clock skew
                                   : in time ) is
begin
     -- example of side effects in a procedure
     global_clk <= local_clk after clk_skew;</pre>
     local_clk <= clk_pin;
end clock buffer;
enable \leq '1' when ( now \leq 2 ns ) else '0';
    variable ptoi : pointer_to_integer;
```

13. Predefined Subprograms

```
ptoi := new integer;
                               -- usage of new
 deallocate (ptoi);
variable status : file_open_status;
 file my_file : int_file;
 file open( status, my file, "in.dat", read mode );
end_file ( my_file );
                               -- returns true/false
```

variable int var : integer: read (my_file, int_var);

file close (my file);

14. Configuration Declarations

```
configuration input_8 of n_nand is
    for customizable
         for a1 : nand 2
              use entity work..nand_2 ( n_nand_arch );
         end for:
    end for:
end input_8;
```

15. Non-synthesizable Constructs

Most tools will not synthesize:

access, after, alias, assert, bus, disconnect, file, guarded, inertial, impure, label, linkage, new, on, open, postponed, pure, reject, report, severity, shared, transport, units, with.

16. Standard Packages

Samplings of a subset of standard packages the language provides.

16.1 IEEE.STD LOGIC 1164 Package

```
type std_ulogic is ( 'U', 'X', '0', '1', 'W', 'L', 'H');
                                            -- MLV9
type std_ulogic_vector is array
    ( natural range <> ) of std ulogic;
function resolved (s:std_ulogic_vector) return std_ulogic;
subtype std_logic is resolved std_ulogic;
```

```
type std_logic_vector is array
    ( natural range <> ) of std_logic;
function to bit (s:std ulogic; xmap:bit:='0') return bit;
function to bitvector
    (s:std_logic_vector; xmap:bit:='0')
              return bitvector:
function to_stdlogicvector ( b : bit_vector )
    return std logic vector;
function rising_edge ( signal s : std_ulogic ) return boolean;
function falling edge ( signal s : std_ulogic ) return boolean;
function is_x (s:std_logic_vector) return boolean;
```

16.2 STD.TEXTIO Package

```
type line access string;
type text is file of string;
type side is ( right, left );
subtype width is natural:
file input: text open read_mode is "std_input";
file output: text open write mode is "std output";
procedure readline (file f: text; I: out line);
procedure writeline ( file f : text; I : in line );
procedure read ( I
                                    : inout line:
                                    : out bit;
                  value
                  good
                                    : out boolean );
procedure write ( I
                                    : inout line;
                  value
                                    : in bit:
                  iustified
                                    : in side := right;
                  field
                                    : in width := 0);
-- The type of "value" can be bit vector | boolena |
```

-- character | integer | real | string | time.

-- There is no standard package for textio operations on

-- std_logic. Tools vendors may provide their own.

16.3 IEEE.NUMERIC STD Package

```
type unsigned is array ( natural range <> ) of std_logic;
type signed is array
                         ( natural range <> ) of std_logic;
function shift_left ( arg : unsigned; count : natural )
     return unsigned;
-- Other functions: shift right(), rotate left(),
```

rotate right()

function rsize (arg : signed; new_size : natural) return signed;

VHDL Quick Reference Card is intended for quick reference. Please use VHDL LRM of 1993 for details.



