{"payload":{"header_redesign_enabled":false,"results":[{"id":"310110826","archived":false,"color":"#b2b7f8","followers":94,"has_funding_file":false,"hl_name":"AndresNavarro82/vt52-fpga","hl_trunc_description":null,"language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":310110826,"name":"vt52-fpga","owner_id":891005,"owner_login":"AndresNavarro82","updated_at":"2021-06-16T02:19:01.184Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAndresNavarro82%252Fvt52-fpga%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/AndresNavarro82/vt52-fpga/star":{"post":"XJoGixzTRU4xvbGuJEx30kziphZ8PLWQCNqlSBN5_tq4DhMWWIDcfLg3GsmqxI9kXTniYghFhDqlcoNNKLq0Pg"},"/AndresNavarro82/vt52-fpga/unstar":{"post":"9pINNb0e9z58Ezu4yAbzLjR_gWLEGJSP5APLLAloeLgzQRJrUI1nlXgGkc8Jv6Gry8TPiAWHSa85hpVQYdW4jA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"kdPYV0YfdsPDObtCX4dlTUddybrQC8FPsGKTK6bGu4IFDN2mH-2CqfU9n3ubGyTWn140qEnE9TrYHPXSRPzWzA"}}},"title":"Repository search results"}