

### Proyecto 1

Device Under Test (DUT)


# Alignment




## Alignment




### Alignment






### Drop Counter





### RX And TX FIFO Levels

L	31	31 30 29 28 27 26 25 24 23 22 21 20									19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved										T	reserved				RX_LVL				CNT_DROP										
ı	(RO)									l	9	(RO)		(RO)					(RO)											





### Interrupt Requests








### Interrupt Requests













### Write access to the registers

### Read access to the registers






#### Error scenarios:

- Access to an unmapped location
- Write access to STATUS register
- Write access to CTRL with an illegal combination of new values for CTRL.OFFSET and CTRL.SIZE





reserved CLR (RO) reserved (WO) OFFSET (RO) reserved (RO) SIZE (RW)	ı	31 30 2	9 28 27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(RO) (WO) (RO) (RW) (RO) (RW)	[	reserved													reserved					_	SET	reserved					SIZE			
	I	(RO)													(RO)						(RI	N)			(RO)				(RW)	

#### MD Interface

