


Lab 10


Experiment 3:


We did the cache controller



Experiment 4:

We did the data system memory module





Andrew Nady
900184042

4)

PCmux[31:0]	8	4	8	12	16	20	28
PCout[31:0]	4	0	4	8	12	16	20
cout1_ripple1	0						
cout1_ripple2	0						
ints_out[31:0]	8323	51	8323	4202755	8397187	2155059	30
readdata1[31:0]	0		0			17	25