

## lab report 6

Andrew Nady

900184042

# Question 2: Code

Note: all code is included in another folder

## **Required code:**

#### Risc-v Code

```
`timescale 1ns / 1ps
module Full_dataPath( input clk,input fpga, input rst ,input [1:0] LedSel ,
input [3:0] ssdSel , output reg [7:0] leds, output [6:0]SSDout, output[3:0]
anodes);
wire [31:0] adder1,adder2,PCmux,PCout;
wire cout1_ripple1,cout1_ripple2;
wire [31:0]ints out;
wire [31:0] readdata1, readdata2;
wire [31:0] gen out; //should be reg || wire
wire branch;
wire memread;
 wire memtoreg;
wire [1:0] aluop;
 wire memwrite;
  wire alusrc;
   wire regwrite;
   wire [3:0]aluS;
   wire [31:0] outmux input alu;
   wire [31:0]ALU result;
   wire zero;
   wire [31:0] dataMem out;
   wire [31:0] writingData;
   wire [31:0] shiftout;
   wire S;
   reg [12:0] num;
//instantiate 32bitreg PCin PCout
OneReg pc(clk,1, PCmux, rst, PCout);
ripple carry ripplecar0(PCout,
32'd4,
0,
adder1,
cout1 ripple1
//adder tany
ripple carry ripplecar1(PCout,
shiftout,
0,
adder2,
```

```
cout1 ripple2
);
//mux
ThirtytwoMUX mux3(adder1,adder2,branch&zero,PCmux);
//register (PCmux, PCin) //reload the PC
//instmem
InstMem instmem(PCout[7:2],ints out);
//control unit
Control unit controlunit(ints out[6:2], branch,
  memread, memtoreg,
aluop, memwrite, alusrc, regwrite);
//alu control
             aluControl(aluop, ints out[14:12],ints_out[30],aluS);
ALU Control
//registerfile
RegisterFile regfile (clk, rst,
ints out[19:15], ints out[24:20], ints out[11:7],
writingData,
regwrite,
readdata1, readdata2 );
//immGenerator
immediate generator immgen( gen out, ints out );
//shifting left
shiftLeft sh(gen out , shiftout);
//mux
ThirtytwoMUX mux (readdata2, gen out, alusrc , outmux input alu);
//ALU
ALU alu(
readdata1, outmux_input_alu,
 aluS,
ALU result, zero );
 //dataMem
DataMem datamem(clk, memread, memwrite,
 ALU result[7:2] , readdata2, dataMem out);
//mux after the datamem
ThirtytwoMUX mux writing (ALU result, dataMem out, memtoreg , writingData);
//switch or if on input ledsel to generate outputs leds
always @(*)
begin
        case (LedSel)
        2'b00 :
        begin
         leds[0] = regwrite;
         leds[1] = alusrc;
         leds[3:2] = aluop;
         leds[4] = memread;
         leds[5] = memwrite;
         leds[6] = memtoreg;
         leds[7] = branch;
```

```
end
        2'b01:
        begin
        leds[3:0] = aluS;
        leds [4]=zero;
        leds[5]=branch&zero;
        leds[7:6] = 0;
        end
        2'b11:
             leds[7:0] = {0,ints_out[6:0]}; // monotring the opcode
        ///switch or if on input ssdsel to generate ssdnumber
        default : leds[7:0] = 0;
endcase
end
always@(*) begin
case (ssdSel)
4'b0000:num = PCout;
4'b0001: num =PCout+4;
4'b0010: num = adder2;
4'b0011: num = PCmux;
4'b0100: num = readdata1;
4'b0101: num= readdata2;
4'b0110: num= writingData;
4'b0111: num= gen out;
4'b1000: num= shiftout;
4'b1001:num=outmux input alu;
4'b1010: num= ALU result;
4'b1011:num=dataMem out;
default : num = 0;
endcase
 end
//instantiate 7 seg
seven ssd (fpga, num, anodes, SSDout);
endmodule
```

### Top\_module -v Code

```
`timescale 1ns / 1ps
module Top_module(input clk,input uart_in,
  output [6:0]SSDout,
  output [7:0]leds,
  output wire [7:0]leds2,
   output [3:0]Anode);

// wire [7:0]leds2;
//assign sAnode=4'b1111;
// assign Anode=4'b0000;
```

```
UART_receiver_multiple_Keys keyys(
   clk,
   uart_in, // input receiving data line ,
   leds // output
);

Full_dataPath riscv( leds[0],clk , leds[1] ,leds [3:2] ,
   leds [7:4], leds2, SSDout, Anode);
endmodule
```

#### Constrain file:

```
set property PACKAGE PIN E3 [get ports clk]
set property IOSTANDARD LVCMOS33 [get ports clk]
set property PACKAGE_PIN C4 [get_ports uart_in]
set property IOSTANDARD LVCMOS33 [get ports uart in]
set property CLOCK DEDICATED ROUTE FALSE [get nets leds[0]]
#set property -dict { PACKAGE PIN H17
                                        IOSTANDARD LVCMOS33 } [get ports {
LED[0] }]; #IO L18P T2 A24 15 Sch=led[0]
#set property -dict { PACKAGE PIN K15
                                        IOSTANDARD LVCMOS33 } [get ports {
LED[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
#set property -dict { PACKAGE PIN J13
                                        IOSTANDARD LVCMOS33 } [get ports {
LED[2] }]; #IO_L17N_T2_A25 15 Sch=led[2]
#set property -dict { PACKAGE PIN N14
                                        IOSTANDARD LVCMOS33 } [get ports {
LED[3] }]; #IO L8P T1 D11 14 Sch=led[3]
#set property -dict { PACKAGE PIN R18
                                        IOSTANDARD LVCMOS33 } [get ports {
LED[4] }]; #IO L7P T1 D09 14 Sch=led[4]
#set property -dict { PACKAGE PIN V17
                                        IOSTANDARD LVCMOS33 } [get ports {
LED[5] }]; #IO_L18N T2 A11 D27 14 Sch=led[5]
#set property -dict { PACKAGE PIN U17
                                        IOSTANDARD LVCMOS33 } [get ports {
LED[6] }]; #IO L17P T2 A14 D30 14 Sch=led[6]
#set property -dict { PACKAGE PIN U16
                                        IOSTANDARD LVCMOS33 } [get ports {
LED[7] }]; #IO L18P T2 A12 D28 14 Sch=led[7]
#set_property -dict { PACKAGE PIN V16
                                        IOSTANDARD LVCMOS33 } [get ports {
LED[8] }]; #IO L16N T2 A15 D31 14 Sch=led[8]
#set property -dict { PACKAGE PIN T15
                                        IOSTANDARD LVCMOS33 } [get ports {
LED[9] }]; #IO L14N T2 SRCC 14 Sch=led[9]
#set_property -dict { PACKAGE PIN U14
                                        IOSTANDARD LVCMOS33 } [get ports {
LED[10] }]; #IO L22P T3 A05 D21 14 Sch=led[10]
#set property -dict { PACKAGE PIN T16
                                        IOSTANDARD LVCMOS33 } [get ports {
LED[11] }]; #IO L15N T2 DQS DOUT CSO B 14 Sch=led[11]
#set property -dict { PACKAGE PIN V15
                                        IOSTANDARD LVCMOS33 } [get ports {
LED[12] }]; #IO L16P T2 CSI B 14 Sch=led[12]
#set property -dict { PACKAGE PIN V14
                                        IOSTANDARD LVCMOS33 } [get ports {
LED[13] }]; #IO L22N T3 A04 D20 14 Sch=led[13]
```

```
LED[14] }]; #IO L20N T3 A07 D23 14 Sch=led[14]
#set property -dict { PACKAGE PIN V11
                                       IOSTANDARD LVCMOS33 } [get ports {
LED[15] }]; #IO L21N T3 DQS A06 D22 14 Sch=led[15]
set property PACKAGE PIN U16 [get ports leds[7]]
set property IOSTANDARD LVCMOS33 [get ports leds[7]]
set property PACKAGE PIN U17 [get ports leds[6]]
set property IOSTANDARD LVCMOS33 [get ports leds[6]]
set property PACKAGE PIN V17 [get ports leds[5]]
set property IOSTANDARD LVCMOS33 [get ports leds[5]]
set property PACKAGE PIN R18 [get ports leds[4]]
set property IOSTANDARD LVCMOS33 [get ports leds[4]]
set property PACKAGE_PIN N14 [get ports leds[3]]
set property IOSTANDARD LVCMOS33 [get ports leds[3]]
set property PACKAGE PIN J13 [get ports leds[2]]
set property IOSTANDARD LVCMOS33 [get ports leds[2]]
set property PACKAGE PIN K15 [get ports leds[1]]
set property IOSTANDARD LVCMOS33 [get ports leds[1]]
set property PACKAGE PIN H17 [get ports leds[0]]
set property IOSTANDARD LVCMOS33 [get ports leds[0]]
set property PACKAGE PIN V16 [get ports leds2[7]]
set property IOSTANDARD LVCMOS33 [get ports leds2[7]]
set property PACKAGE PIN T15 [get ports leds2[6]]
set property IOSTANDARD LVCMOS33 [get ports leds2[6]]
set property PACKAGE_PIN U14 [get ports leds2[5]]
set property IOSTANDARD LVCMOS33 [get ports leds2[5]]
set property PACKAGE_PIN T16 [get_ports leds2[4]]
set property IOSTANDARD LVCMOS33 [get ports leds2[4]]
set property PACKAGE_PIN V15 [get ports leds2[3]]
set property IOSTANDARD LVCMOS33 [get ports leds2[3]]
set property PACKAGE PIN V14 [get ports leds2[2]]
set property IOSTANDARD LVCMOS33 [get ports leds2[2]]
set property PACKAGE PIN V12 [get ports leds2[1]]
set property IOSTANDARD LVCMOS33 [get ports leds2[1]]
set property PACKAGE PIN V11 [get ports leds2[0]]
set property IOSTANDARD LVCMOS33 [get ports leds2[0]]
#seven
set_property -dict { PACKAGE PIN T10
                                      IOSTANDARD LVCMOS33 } [get ports {
SSDout[6] }]; #IO L24N T3 A00 D16 14 Sch=ca
set property -dict { PACKAGE PIN R10
                                      IOSTANDARD LVCMOS33 } [get ports {
SSDout[5] }]; #IO 25 14 Sch=cb
set property -dict { PACKAGE PIN K16
                                      IOSTANDARD LVCMOS33 } [get ports {
SSDout[4] }]; #IO 25 15 Sch=cc
set property -dict { PACKAGE PIN K13
                                      IOSTANDARD LVCMOS33 } [get ports {
SSDout[3] }]; #IO L17P T2 A26 15 Sch=cd
set property -dict { PACKAGE PIN P15
                                      IOSTANDARD LVCMOS33 } [get ports {
SSDout[2] }]; #IO L13P T2_MRCC_14 Sch=ce
```

```
set property -dict { PACKAGE PIN T11
                                       IOSTANDARD LVCMOS33 } [get ports {
SSDout[1] }]; #IO L19P T3 A10 D26 14 Sch=cf
set property -dict { PACKAGE PIN L18
                                       IOSTANDARD LVCMOS33 } [get ports {
SSDout[0] }]; #IO L4P T0 D04 14 Sch=cg
set_property -dict { PACKAGE PIN J17
                                       IOSTANDARD LVCMOS33 } [get ports {
Anode[0] }]; #IO L23P T3 FOE B 15 Sch=an[0]
set property -dict { PACKAGE PIN J18
                                       IOSTANDARD LVCMOS33 } [get ports {
Anode[1] }]; #IO L23N T3 FWE B 15 Sch=an[1]
set property -dict { PACKAGE PIN T9
                                       IOSTANDARD LVCMOS33 } [get ports {
Anode[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
set property -dict { PACKAGE PIN J14
                                       IOSTANDARD LVCMOS33 } [get ports {
Anode[3] }]; #IO L19P T3 A22 15 Sch=an[3]
#set property -dict { PACKAGE PIN P14
                                        IOSTANDARD LVCMOS33 } [get ports {
sAnode[0] }]; #IO L8N T1 D12 14 Sch=an[4]
#set property -dict { PACKAGE PIN T14
                                        IOSTANDARD LVCMOS33 } [get ports {
sAnode[1] }]; #IO L14P T2 SRCC 14 Sch=an[5]
#set property -dict { PACKAGE PIN K2
                                        IOSTANDARD LVCMOS33 } [get ports {
sAnode[2] }]; #IO L23P T3 35 Sch=an[6]
#set property -dict { PACKAGE PIN U13
                                        IOSTANDARD LVCMOS33 } [get ports {
sAnode[3] }]; #IO L23N T3 A02 D18 14 Sch=an[7]
```

# Question 3: assembly code && binary

#### Assembly

```
.text
main:
lw t4, 0(zero)
                    #pc=0
lw t5, 4(zero)
                    #pc=4
lw t6, 8(zero)
                    #pc=8
loop:
beq t4, t6, exit
                    #pc=12
add t4, t4, t5
                    #pc=16
beg zero, zero, loop
                    #pc=20
exit:
sw t4, 12(zero).
                       #pc=24
```

## Assembly

No unique task, we just wrote this code to test the jumbing and if it will loop or not

## Question 4:

## Experiment 5

### LedSel

pc	00	01	11
0	11001010	01001000	11000000
4	11001010	01000000	11000000
8	11001010	01000000	11000000
12	00100011	01100000	11000110
16	10010000	01000000	11001100
20	00100011	01101100	11000110
24	01000110	01000000	11000100

#### **SSDsel**

PC	PC+ 4	Bramc h adder	pcMu x	Readdat a1	Readdat a2	Writin g data	gen_out	shiftout	outmux _i nput_al u	ALU result	dataMe m _out
0	1	10	11	100	101	110	111	1000	1001	1010	1011
0	4	0	4	0	0	0	0	0	0	0	0
4	8	12	8	0	0	1	4	8	4	4	1
8	12	24	12	0	0	10	8	16	8	8	10
12	16	24	16	0	10	0	6	12	10	-4	0
										Unsigne	
										d=	
										(8182)	
16	20	74	20	0	1	1	29	58	1	1	0
20	24	12	12	0	0	0	-4	-8	0	0	0
							Unsigne	Unsigne			
							d=	d=			
							(8182)	(8182)			
loo											
p											
			٠	•	•	•	•	•		•	
		•	•	•	•	٠	•	•	٠	•	
		•		•	•		•	•	•	•	
24	28	48	28	0	10	0	12	24	12	12	0

## Testing on FPGA:

we tested this program on the FPGA so with the same sequence of the SSDsel as the number is displayed on the FPGA and the leds will be the same as the above table of ledSel, so I will include some screenshots that I took from the data above.

#### instruction -> lw t4, 0(zero) #pc=0



As shown above that when the LEDsel =00, then 11001010.

#### Where

```
leds[0]= 1;
leds[1]= 1;
leds[3:2] = 00;
leds[4]= 1;
leds[5]= 0;
leds[6] = x;
leds[7] = 0;
```

begin leds[0]= regwrite; leds[1]= alusrc; leds[3:2]= aluop; leds[4]= memread; leds[5]= memwrite; leds[6]= memtoreg; leds[7]= branch: end



As shown above that when the LEDsel =01, then 01001000.

#### Where

```
leds[0]=0;
leds[1]= 1;
leds[3:2]= 00; //where alus 0010
leds[4]= 1; //zero flag =1
leds[5]= 0; //branch =0
leds[6] = 0;
leds[7] = 0;
```

```
begin
```

```
leds[3:0]=aluS;
leds [4]=zero;
leds[5]=branch&zero;
leds[7:6] = 0;
End
```



leds[7:0]= {0,ints\_out[6:0]}; // monitoring the opcode
The output should be 1100 0000 where ledSel=11

#### instruction -> beq t4,t6,exit #pc=12



As shown, SSDsel=0000,PC=12, Ledsel=00, then leds =00100011

leds[0]= 0; leds[1]= 0; leds[3:2]= 01;

leds[4]= 0; //memread=0 leds[5]= 0; //memwrite=0 leds[6]= 1 //memreg=x leds[7]= 1; //beanch =1



SSD=111, Imm gen =6

instruction -> sw t4, 12(zero). #pc=24



As shown, SSDsel=0000,PC=24, Ledsel=11, then leds =0100 0110 Leds[0]= 0;

leds[1]= 1; leds[3:2]= 00;

leds[4]= 0; //memread=0 leds[5]= 1; //memwrite=0

leds[6]= 1 //memreg=1

leds[7]= 0; //beanch =1



As shown, SSDsel=0101,read data 2=10,

Ledsel=11, leds[7:0]= {0,ints\_out[6:0]}; Opcode =11000100