

lab report 5

Andrew Nady

900184042

Question 1 Technical summary

Steps:

- In the experiment 1, we added in the source code some testcases, then we wrote the testbench to test the code.
- In experiment 2, we wrote the testbench that can write and then read from the data memory

```
mem[0]=32'd17;
mem[1]=32'd9;
mem[2]=32'd25;
mem[3]=32'd55;
mem[4]=32'd40;
```

Functionalities:

- In experiment 1, it is the instruction memory which will contain the instructions that will be implemented and executed.
- In experiment 1, it is the Data memory which will contain some data that were stored and we can load any data from it


Components:

- Verilog
- VNC


Question 2: Code:

• Note: I attached all the code in a separate folder

Question 3: Results



• As I told later that we added 5 test cases in the source file and in the testbench we tried to read them and we successfully read them.



Exp2:



- We wrote in the data memory using writing flags 5 times with 5 different values
- Then we tried to read them all again, and we successful read and wrote them correctly.

Question 4: Exercise 3

```
`timescale 1ns / 1ps
module Full dataPath(input clk, input rst);
wire [31:0] PCin, PCout0, PCout1, PCmux;
wire cout1 ripple1, cout1 ripple2;
wire [31:0]ints out;
wire [31:0] readdata1, readdata2;
reg [31:0] gen out; //should be reg || wire
req branch;
reg memread;
  req memtoreq;
reg [1:0]aluop;
 reg memwrite;
  req alusrc;
   reg regwrite;
   reg [3:0]aluS;
   wire [31:0] outmux input alu;
    reg [31:0]ALU result;
    wire zero;
    wire [31:0] dataMem out;
    wire [31:0] writingData;
    wire [31:0] shiftout;
//instantiate 32bitreg PCin PCout
ripple carry ripplecar0(PCin,
32'd4,
0,
PCout0,
cout1 ripple1
);
//adder tany
ripple carry ripplecar1(PCin,
shiftout,
0,
PCout1,
cout1 ripple2
);
//mux
ThirtytwoMUX mux3(PCout0,PCout1,branch&zero,PCmux);
//register (PCmux, PCin) //reload the PC
//instmem
```

```
InstMem instmem(PCin[7:2],ints out);
//control unit
Control unit controlunit(ints out[6:0], branch,
 memread, memtoreg,
aluop, memwrite, alusrc, regwrite);
//alu control
                aluControl(aluop, ints out[14:12],ints out[30],aluS);
ALU Control
//registerfile
RegisterFile regfile(clk, rst,
ints out[19:15], ints out[24:20], ints out[11:7],
writingData,
regwrite,
readdata1, readdata2);
//immGenerator
immediate generator immgen(gen_out, ints_out);
//shifting left
 shiftLeft(gen out , shiftout);
//mux
 ThirtytwoMUX mux (readdata2,gen out,alusrc,outmux input alu);
 //ALU
 ALU alu(
readdata1, outmux input alu,
aluS,
ALU result, zero);
//dataMem
 DataMem datamem(clk, memread, memwrite,
ALU result[7:2], readdata2, dataMem out);
//mux after the datamem
ThirtytwoMUX (dataMem out, dataMem out, memtoreg, writingData);
endmodule
```

- We still need to add a register for the PC
- And modify some parts that we used the PC as not a register