



lab report 7

Andrew Nady 900184042

Codes

- All code is in a separate folder
- Risc-v module:

```
`timescale 1ns / 1ps
module Full dataPath( input clk, input fpga, input rst , input [1:0] LedSel ,
input [3:0] ssdSel , output reg [7:0] leds, output [6:0]SSDout, output[3:0]
anodes);
wire [31:0] adder1, adder2, PCmux, PCout;
wire cout1 ripple1, cout1 ripple2;
wire [31:0]ints out;
wire [31:0] readdata1, readdata2;
wire [31:0] gen out; //should be reg || wire
wire branch;
wire memread;
 wire memtoreg;
wire [1:0]aluop;
 wire memwrite;
  wire alusrc;
   wire regwrite;
   wire [3:0]aluS;
   wire [31:0]outmux_input_alu;
   wire [31:0] ALU result;
   wire zero;
   wire [31:0] dataMem out;
   wire [31:0] writingData;
   wire [31:0] shiftout;
   reg [12:0] num;
   // wires of piplened regs
   wire [31:0] IF ID PC, IF ID Inst; // input to REG1 ID
   //output of ID EX
wire memtoreg ID out;
wire regwrite ID out;
wire memread ID out;
wire memwrite ID out;
  wire branch ID out;
  wire [1:0]aluop ID out;
  wire alusrc ID out;
  wire [31:0]IF ID PC ID out;
  wire [31:0]readdata1 ID out;
  wire [31:0] readdata2 ID out;
  wire [31:0]gen_out_ID_out;
  wire [3:0]ints out ID out up;
  wire [4:0]ints out ID out down;
  //out of EX/MEM
 wire memtoreg EX out;
 wire regwrite EX out;
  wire memread EX out;
```

```
wire memwrite EX out;
  wire branch EX out;
    wire [31:0] adder branch Ex out;
    wire zero EX out;
    wire [31:0]ALU result EX out;
    wire [31:0]readdata2 EX out;
    wire [4:0]ints out EX out down;
   //out of MEM WB
  wire memtoreg MEM out;
     wire regwrite MEM out;
     wire [31:0] dataMem out MEM out;
     wire [31:0]ALU result MEM out;
     wire [4:0]ints out MEM out down;
//instantiate 32bitreg PCin PCout
//module OneReg(input clk,input S,input [31:0] in,input rst, output [31:0] Q
);
OneReg pc(clk,1, PCmux, rst, PCout);
ripple carry ripplecar0(PCout,
32'd4,
0,
adder1,
cout1 ripple1
);
//adder branch (DONE)
ripple carry ripplecar1(IF ID PC ID out,
shiftout,
0,
adder2,
cout1 ripple2
);
//mux
ThirtytwoMUX mux3(adder1,adder2,branch EX out & zero EX out ,PCmux);
//register (PCmux, PCin) //reload the PC
//instmem
InstMem instmem(PCout[7:2],ints out);
//-----If/ID------
 sixtyFour reg #(64) IF_ID (clk,
1'b1, {PCout, ints out}, rst, {IF ID PC, IF ID Inst});
//control unit (DONE)
Control unit controlunit(IF ID Inst[6:2], branch,
  memread, memtoreg,
aluop, memwrite, alusrc, regwrite);
//alu control (DONE)
ALU Control aluControl (aluop ID out,
ints out ID out up[2:0], ints out ID out up[3] ,aluS);
//registerfile DONE
RegisterFile regfile (clk, rst,
IF ID Inst[19:15], IF ID Inst[24:20], ints out MEM out down,
writingData,
regwrite MEM out,
```

```
readdata1, readdata2 );
//immGenerator (DONE)
immediate generator immgen( gen out, IF ID Inst );
//----- ID EX-----
sixtyFour reg # (145) ID EX (clk, 1'b1,
{memtoreg, regwrite, memread, memwrite,
branch, aluop, alusrc, IF_ID_PC, readdata1, readdata2
,gen out, {IF ID Inst[30], IF ID Inst[14:12]}, IF ID Inst[11:7]}, rst,
{memtoreg ID out, regwrite ID out, memread ID out, memwrite ID out,
branch ID out, aluop ID out
,alusrc ID out, IF ID PC ID out, readdata1 ID out, readdata2 ID out,
 gen out ID out
,ints out ID out up, ints out ID out down});
//shifting left (done)
shiftLeft sh(gen out ID out , shiftout);
//mux (DONE)
ThirtytwoMUX mux (readdata2 ID out,gen out ID out,alusrc ID out
,outmux input alu);
//ALU (Done)
ALU alu(
readdatal ID out, outmux input alu,
aluS,
ALU result, zero );
//----EX/MEM-----
 sixtyFour reg #(107) EX MEM (clk, 1'b1,
{memtoreg ID out, regwrite ID out, memread ID out, memwrite ID out,
branch ID out,
 adder2, zero, ALU result, readdata2 ID out, ints out ID out down }, rst,
{ memtoreg EX out,
regwrite EX out,
  memread EX out,
   memwrite EX out,
   branch EX out,
    adder branch Ex out,
    zero EX out,
    ALU result EX out,
    readdata2 EX out,
    ints_out_EX_out_down});
//dataMem
DataMem datamem( clk, memread EX out, memwrite EX out,
 ALU_result_EX_out[7:2] , readdata2_EX_out, dataMem_out);
 //-----MEM/WB-----
 sixtyFour reg #(71) MEM WB (clk, 1'b1,
  {regwrite EX out, memtoreg EX out,
```

```
dataMem out, ALU result EX out, ints out EX out down}, rst,
  {
       regwrite MEM out,
       memtoreg MEM out,
      dataMem out MEM out, ALU result MEM out,
             ints out MEM out down
 });
//mux after the datamem
ThirtytwoMUX mux writing
(ALU result MEM out, dataMem out MEM out, memtoreg MEM out, writingData);
//switch or if on input ledsel to generate outputs leds
always @(*)
begin
        case (LedSel)
        2'b00 :
        begin
         leds[0] = regwrite;
         leds[1] = alusrc;
         leds[3:2] = aluop;
         leds[4] = memread;
         leds[5] = memwrite;
         leds[6] = memtoreq;
         leds[7] = branch;
        end
        2'b01:
        begin
        leds[3:0] = aluS;
        leds [4]=zero;
        leds[5] = branch&zero;
        leds[7:6] = 0;
        end
        2'b11:
             leds[7:0] = {1'b0, ints out[6:0]}; // monotring the opcode
        ///switch or if on input ssdsel to generate ssdnumber
        default : leds[7:0] = 0;
endcase
end
always@(*) begin
case (ssdSel)
4'b0000:num = PCout;
4'b0001: num =PCout+4;
4'b0010: num = adder2;
4'b0011: num = PCmux;
4'b0100: num = readdata1;
```

```
4'b0101: num= readdata2;
4'b0110: num= writingData;
4'b0111: num= gen_out;
4'b1000: num= shiftout;
4'b1001:num=outmux_input_alu;
4'b1010: num= ALU_result;
4'b1011:num=dataMem_out;
default : num = 0;
endcase
end
//instantiate 7 seg
seven ssd ( fpga, num,anodes,SSDout);
endmodule
```

Simulation screenshots


Here is the data out from memory



Here is the writing data



Here is the writing data and the reg write signal



Table

	Pc Output	Pc input (branch adder or PC+4)	Writing data (Reg file)	Writing data (data mem)
1w x1, 0(x0)	4	8	17	17
lw x2, 4(x0)	20	24	9	9
lw x3, 8(x0)	36	40	25	25
or x4, x1, x2	52	56	25	0
beq x4, x3, 16	68	16*2+68=100	0	0
add x3, x1, x2				
add x5, x3, x2	100	104	25+9=34	0
sw x5, 12(x0)	116	120	0	0
lw x6, 12(x0)	132	136	34	34
and x7, x6, x1	150	154	34&17=0	0
sub x8, x1, x2	164	170	17-9=8	0
add x0, x1, x2	180	184	0	0
add x9, x0, x1	196	200	17	0

As x4, x3 are equal so the PC will jump

minimize the number of NOP

- as know that and, add, ... needs 2 bubbles (2 Nop) -> data hazard
- load word need 3 bubbles (3 NOP) ->data hazard
- beq need 3 bubbles (3 nop)-> control hazard

```
add x0, x0, x0
                                                                          add x0, x0, x0
1w \times 1, 0(x0)
                                                                          lw x1, 0(x0)
lw x2, 4(x0)
                                                                          1w x2, 4(x0)
1w x3, 8(x0)
                                                                          1w x3, 8(x0)
NOP -> for x1(data hazard)
                                                                          NOP -> (data hazard)
                                                                          NOP -> (data hazard)
NOP -> for x2(data hazard)
or x4, x1, x2
                                                                          or x4, x1, x2
                                    Modifying the program
                                                                          NOP -> (data hazard)
NOP -> (data hazard)
NOP -> (data hazard)
                                                                          NOP -> (data hazard)
beq x4, x3, 16
                                                                          beq x4, x3, 16
NOP -> (control hazard)
                                                                          NOP -> (control hazard)
                                                                          NOP -> (control hazard)
NOP -> (control hazard)
NOP -> (control hazard)
                                                                          NOP -> (control hazard)
                                                                          add x3, x1, x2
add x3, x1, x2
                                                                          NOP -> (data hazard)
NOP -> (data hazard)
NOP -> (data hazard)
                                                                          NOP -> (data hazard)
add x5, x3, x2
                                                                          add x5, x3, x2
NOP -> (data hazard)
                                                                          NOP -> (data hazard)
NOP -> (data hazard)
                                                                          NOP -> (data hazard)
sw x5, 12(x0)
                                                                          sw x5, 12(x0)
1w \times 6, 12(x0)
                                                                          1w \times 6, 12(x0)
                                                                          sub x8, x1, x2
NOP -> (data hazard)
                                                                          add x0, x1, x2
NOP -> (data hazard)
                                                                          add x9, x0, x1
NOP -> (data hazard)
                                                                          and x7, x6, x1
and x7, x6, x1
sub x8, x1, x2
add x0, x1, x2
add x9, x0, x1
```

My program

```
lw t4, 0(zero)
                                                               lw t5, 4(zero)
                                      Modifying the program
lw t4, 0(zero)
                                                               lw t6, 8(zero)
lw t5, 4(zero)
                                                               N0P
lw t6, 8(zero)
                                                               N0P
loop:
                                                               N0P
beq t4,t6,exit
                                                               loop:
add t4,t4,t5
                                                               beq t4,t6,exit
beq zero,zero,loop
                                                               N0P
                                                               N0P
exit:
                                                               N0P
sw t4, 12(zero)
                                                               add t4,t4,t5
                                                               beq zero,zero,loop
                                                               NOP
                                                               N0P
                                                               N0P
                                                               exit:
                                                               sw t4, 12(zero)
```