# ECE 271, PS/2 Keyboard Piano Design Project, Group 7

Caspian Hedlund, Matthew Hotchkiss, Dominic Hsiao, and Andrew Johnson December 4th, 2020

## Contents

Co	Contents								
1	Project Description 1.1 Inputs and Outpus	2							
2	High Level Description								
	2.1 Shift Register								
	2.2 Enabled D-Flip-Flop								
	2.3 Error Check								
	2.3.1 Counter								
	2.3.2 Comparator								
	2.3.3 Synchronizer								
	2.4 Data Decoder								
	2.5 PS2_data_counter								
	2.5.2 CompL								
	2.5.3 Synchronizer								
	2.6 Oscillator								
	2.6.1 Divider								
	2.6.2 CompL								
	2.6.3 Synchronizer								
	2.7 Turn Off	15							
	2.7.1 Enable counter	15							
	2.7.2 Comparator	16							
A	SystemVerilog Files	17							
В	Simulation Files (Do scripts)	23							
$\mathbf{C}$	C Python Scripts								
R	eferences	27							

## 1 Project Description

For the Design Project, our group chose to implement a Personal System/2 (PS/2) keyboard piano on a Field Programmable Gate Array (FPGA) that would play notes at the correct frequency on a speaker when a key was pressed on the keyboard. Before getting started on implementing the task, it was crucial that we got background information on how a PS/2 keyboard works. A lot of the information was provided to us through Canvas, such Wikipedia and burtonsys.com which was important for gaining information on the Pins used in PS/2. Moreover, understanding oscilloscope readings that were provided were crucial to completing this project. On top of everything that was given to us, we needed to do research on our own, this led us to websites like digitkey.com which provided the hexadecimal number that corresponds to every key on the PS/2 keyboard.

## 1.1 Inputs and Outpus

Inputs: This design accepts key presses from a PS/2 keyboard and passes them to the FPGA. The specific keys implemented are the 'a', 's', 'd', 'f', 'w', 'e', 'r', and 't' keys.

Outputs: A speaker creates a sound when one of the implemented keys is pressed. Each key creates a different tone similar to a piano. The speaker is connected to the FPGA using wires.

#### 1.2 Research

What is a PS/2 Keyboard Connection? A PS/2 keyboard has two primary signals which are pertinent to the communication between it and its connections: the clock and data. A PS/2 clock is generated by the keyboard itself and is used primarily to send data from the keyboard to the host, or in this case the FPGA. With that being said, data is sent in 11 bit packages from the device to the host, each bit being sent one at a time. To that end, 11 clock cycles represents the complete sending of one data signal from device to host. More specifically, the PS/2 clock operates on a falling edge basis, meaning that data is written on the rising edge and should be read on the falling edge of the clock. Furthermore, data is passed in the order of least significant bit (LSB) to most significant bit (MSB). After data has been written on 11 clock cycles, both data and clock default to high while the keyboard is idle, i.e. there is no new data.

What does the data signal represent? Data, this 11 bit signal, is indicative of which key has been pressed on the PS/2 keyboard. Furthermore, only 8 bits of the 11 are used to signal the specific key at hand, which can be understood considering the "make code" for each key is a two digit hexadecimal value which requires only 8 bits of data. The other 3 bits of data are the start, stop, and parity bits. The start bit is always 0, the stop bit is always 1, and the parity bit is often used for error signaling by the keyboard. Thus, the sequential organization of the 11 bits of data from LSB to MSB reads as follows: start, data[0], data[1], data[2], data[3], data[4], data[5], data[6], data[7], parity, stop. This scheme is described in Table 1 below.

Key	Make Code (hex)
a	1C
w	1D
s	1B
d	23
e	24
f	2B
r	2D
t	2C

Table 1: Keyboard encoding scheme. The keyboard keys in the left column are represented by a make code in the right column. Each make code is composed of 8 bits, which are represented in hexadecimal in the table. The make code is transferred over the data signal from the PS/2 keyboard upon pressing one of the keys. The information in the table is referenced from DigiKey[1].

What is a musical note? Musical notes are merely sound waves recognizable to the human ear that operate at particular frequencies. To that end, a singular musical note can be identified by its frequency of oscillation. The musical notes used by the PS/2 keyboard piano and their frequencies are shown in Table 2 below.

Key	Note	Frequency (Hz)
a	A	220
w	Вþ	233
s	В	247
d	С	262
e	$\mathrm{D}\flat$	277
f	D	294
r	$\mathrm{E}\flat$	311
t	E	330

Table 2: Each key in the leftmost column corresponds to a particular musical note in the center column. The frequency of the noise required for the musical note is in the rightmost column. The frequency is used as the frequency of the clock driving the speaker. The information in the table is referenced from Wikipedia[2].




Figure 1: Picture of the top-level design.

After compiling our research, we had a general idea of what needed to be done in order to make a working PS/2 keyboard Piano. The first step towards completion was identifying the inputs and outputs of the entire project. For inputs, we knew that we would be taking in data from the PS/2 keyboard. Then we knew that there would have to be a reset\_n on the FPGA to effectively turn the whole thing on. Finally, we knew that we would need to take input from both the onboard 50 Mhz clock on the FPGA, and the clock of the PS/2 keyboard. In terms of output, there would only be one as the only thing that needs to be output is the frequency to a speaker. All of these aspects of the project are shown in the block diagram in Figure 1.

### 1.3 Hardware Implementation

The hardware implementation of the keyboard was done mostly with parts that were on hand. Because of this, several of them were suboptimal. A PS2 port to pins adapter was made by cutting the male end off of a PS2 extension cord, and analyzing it to find which wires corresponded to which

pins. Using several resistors and a potentiometer, the voltage of the signals from the keyboard was reduced. Due to a lack of available resistors, we were only able to get them down to 3.7-4 volts rather than the 3.6 volts that the FPGA datasheet recommends for a high signal, but we tested it anyway and found it to be functional. The output audio signal was connected to a  $\frac{1}{4}$  inch mono audio jack, which was then connected to a guitar amplifier. We found that while it was able to play the different tones, it was very quiet and played as a clicking noise rather than a constant tone. We believe that this is due to the poor signal quality that our system outputs.

## 2 High Level Description




Figure 2: The top-level design of the entire project.

From here, we can piece together the entire design of the project. We know that the data from the keyboard gets inputted into a shift register that consists of 11 bits. Eight of the bits get taken and put into data input of an enabled D Flip-Flop. The D Flip-Flop is enabled by the error\_check block, which ensures that all 11 bits of data from the PS/2 keyboard have been stored in the shift register. The output of the enabled D Flip-Flop goes into a data decoder that takes the 8 bit number, and turns into a ratio that gets inputted into a PS/2\_data\_counter; this block counts to that number, which corresponds to the specific note and its frequency. For the time period in which the counter is counting, an oscillator will make a comparison of values to create a frequency output that oscillates between high and low, thus producing a square wave of the correct frequency. Prior to outputting the frequency, the product of the output of the oscillator and the output of the turn\_off block is computed to ensure that the sound does not play for too long. The output of said product is the output of the system: the frequency of the note. All of these aspects are shown in Figure 2.

Inputs: Reads a PS/2 keyboard for key presses.

Outputs: Plays a sound of a unique tone on a speaker depending on the key pressed.




Figure 3: The simulation results for the top-level design.

Figure 3 shows the simulation results for the top-level design. In the simulation, the 'a' key is pressed. For the first part of the simulation the make code is transmitted. Afterwards, a clock signal reduced to 220Hz (the frequency of the musical note A) is outputted from the FPGA to the speaker. The simulation shows the design correctly interpreting the key pressed and outputting the correct frequency.

## 2.1 Shift Register

The shift register directly receives data from the PS/2 keyboard data line. This means that there needs to be 11 D Flip-Flops connected in series to store the data. With research on the PS/2 connection in mind, the data bits stored in the "middle" D Flip-Flops represent the make code and are bussed together and outputted. It is important to note that the start, stop, and parity bits were not utilized in the design. For inputs, there are the following: data coming from the keyboard, clear\_n which is an asynchronous reset to the system of D Flip-Flops, and the PS2\_clk that controls when the data is input into the D Flip-Flops. Per PS/2 protocol, data must be read on the falling edge of the PS/2 clock. To account for this in the design, the PS/2\_clk input is negated.




Figure 4: Expanded view of shift register in top-level design.




Figure 5: Simulation results from ModelSim after simulating an arbitrary set of bits going into the shift register.

#### 2.1.1 D-Flip-Flop

A singular D Flip Flop is able to store one bit of data, and will only pass said bit from D to Q upon the rising edge of the clock signal. When D Flip-Flops are connected together in series, as depicted in the shift register, the ability is given to take in data bit by bit, and then output them as a whole bus of bits.

## 2.2 Enabled D-Flip-Flop

This block is very similar to that of a regular D Flip-Flop, except that this block has a built in enable so the data from the shift register isn't passed to the data decoder unless the enable is true. The inputs that are being used in this block are data, which comes from the output from the shift register, the clock, which comes from the 50 MHz FPGA clock, and the enable input which comes from the error check.

## 2.3 Error Check

It was mentioned above that the D Flip-Flops in series output the bits that have been stored on each rising edge of the clock. However, it is essential that the data does not leave the shift register and pass to the decoder until all 11 of the bits have been read. This unit checks to make sure that there are 11 bits of new data before the data is sent through the enabled D Flip-Flop. Upon verifying that 11 bits have been registered, the error check will reset its internal counter and enable the D Flip-Flop.




Figure 6: Expanded view of the error check unit in the top-level design.




Figure 7: Simulation results from ModelSim after simulating possible errors.

#### 2.3.1 Counter

The first block that is needed to complete this unit is a counter. In this case, the counter is essentially an incrementer on every falling edge of the PS/2 clock. This means that it is in sync with the shift register. Using this allows us to keep track of how many bits have been read in the shift register for each new set of data. On every falling edge of the clock cycle, the output is the number at which the incrementer is at. This counter is parameterized by 4 bits, as that is all that is needed to store a value of 11. In terms of inputs, we have the PS/2\_clock and the product of the reset\_n input and the output of the synchronizer, which are the external and internal resets respectively.




Figure 8: Simulation results from ModelSim after simulating possible errors.

#### 2.3.2 Comparator

As the name suggests, this block compares two numbers. In this case, this comparator is taking in input from the output of the counter. The comparator then does a less than comparison with the input, and a predefined parameter M. In this case, M is equal to 11, because 11 signifies a full shift register. The output of the comparator is essentially a true or false of the less than comparison. If a is indeed less than M, the output would be a 1 or true, and anything else would output a 0 or false.





Figure 9: Simulation results from ModelSim after simulating possible comparisons.

#### 2.3.3 Synchronizer

The synchronizer serves a similar purpose to that of a D Flip-Flop. To be more specific, in this case it is being used to sync the data with the clock. In this case, the inputs are a negated FPGA 50 Mhz clock. It is negated as we want the falling edge. The other input is the output from the

comparator. Then, on each falling edge of the clock, the data inputted from the comparator is then outputted to the overall output of the unit, and the "and" gate to signify a reset.



 $Figure \ 10: \ Simulation \ results \ from \ Model Sim \ after \ simulating \ possible \ synchronizations.$ 

### 2.4 Data Decoder

The purpose of this block is to generate a number which must be counted to in order to generate a frequency. The input of this block is the 8 bit number that is outputted from the enabled D Flip-Flop. To implement this, a case statement was used. On the left side of the case statement is the 8 bit number that was inputted from the enabled D Flip-Flop. As we know, each key is a different 8 bit number, thus the case statement checks which key has been pressed via the 8 bit number, then sets the output to the frequency of the FPGA clock (50 Mhz) divided by the frequency of the note that has been coded to the key that has been pressed. The result is a ratio by which we must slow our FPGA clock. Please refer to the following table for the ratios as they relate to the keys, their make codes, and their frequencies.

Key	Make Code (hex)	Note	Frequency (Hz)	Ratio of 50MHz/Frequency
a	1C	A	220	227273
w	1D	Bþ	233	214592
s	1B	В	247	202429
d	23	С	262	190840
e	24	$\mathrm{D}\flat$	277	180505
f	2B	D	294	170068
r	2D	$\mathrm{E}\flat$	311	160722
t	2C	E	330	151515

Table 3: The key column contains the letter of the key pressed on the keyboard. he make code column contains the bit sequence representing the key. The note column represents the musical note that is played upon pressing the key. The frequency column contains the frequency of the tone of the note. The information in the frequency column is referenced from Wikipedia[2]. The ratio column is the ratio of 50MHz over the frequency to determine the number of clock cycles to count before emitting an oscillation on the speaker.




Figure 11: Simulation results from ModelSim of the data decoder after decoding arbitrary values.

## 2.5 PS2 data counter

The purpose of the PS2\_data\_counter is to repeatedly count to the number outputted from the decoder. In order to achieve this, the inputs to this unit are the 50 MHz clock, reset\_n, and the 18 bit number from the decoder. In order to count, there is a counter that increments upon the rising edge of the clock. Then, a comparator compares the number from the decoder to the current count, and the synchronizer synchronizes the output data on the 50 MHz clock. When the value of the synchronized output is zero, the counter resets back to zero and begins counting again.




Figure 12: Expanded view of the data counter unit in the top-level design.




Figure 13: Simulation results from ModelSim of the data counter after counting to arbitrary values.

#### 2.5.1 Counter

Please refer to previous instantiations of the counterfor more thorough details. The input for this counter is the 50 Mhz FPGA clock, and an active low reset which is based upon the product of the reset switch and the synchronizer. In this case, the counter has the ability to count to an 18 bit number, as specified by its N parameter. CompL - CompL is essentially a comparator, except in this block we are comparing two

#### 2.5.2 CompL

CompL is essentially a comparator, except in this block we are comparing two inputted N-bit data values, as opposed to an inputted value and a parameter value. Hence, the two inputs for this are the value from the decoder, and the current number from the counter. This block checks if the number from the counter is less than the value from the decoder. The output y is based upon whether the inequality statement is true.




Figure 14: Simulation results from ModelSim of the CompL module after comparing arbitrary values.

#### 2.5.3 Synchronizer

Please refer to previous instantiations of the synchronizer for more thorough details. In this case, the inputs are the 50 MHz FPGA clock, and the high or low from the CompL block, then the output is synchronized high or low.

## 2.6 Oscillator

The purpose of the oscillator is to manufacture a square wave oscillation. In order to do so, half of the count produced in the PS2\_data\_counter must equate to a high signal and the other half low. So as the counter progresses and resets continually, the signal oscillates between high and low. The inputs of this unit are the data from the decoder, the data from the PS/2 data counter, and the 50 Mhz FPGA clock. The output is a high or low, which represents whether the square wave is in a high or low phase.




Figure 15: Expanded view of the oscillator unit in the top-level design.




Figure 16: Simulation results from ModelSim of the oscillator after counting to arbitrary values.

#### 2.6.1 Divider

The divider simply accepts two parameters N and val, and divides an N-bit input, in, by val. In this case, N is 18 and val is 2 to divide the number from the decoder by 2. The input is the number from the decoder, and the output is the number from the decoder divided by 2.

#### 2.6.2 CompL

Please refer to previous instantiations of CompL for more thorough details. In this case, the CompL is checking if the input from the counter is less than the value from the divider and outputs




Figure 17: Simulation results from ModelSim of the divider after dividing arbitrary values.

the truth of the inequality. For the first half of the count, CompL will evaluate true, and for the latter half of the count, CompL will evaluate false. This is how the oscillation is created.

## 2.6.3 Synchronizer

Please refer to previous instantiations of the synchronizer for more thorough details. The output for this synchronizer is either a high or low value generated from the CompL block, which represents the wave of the note.

### 2.7 Turn Off

In the case that a key is pressed, a note will be played, however, said note mustn't be played without end. In order to prevent this, a unit needs to be implemented that turns off the note after a specified amount of time. The inputs of this unit are the 50 Mhz FPGA clock and the product of the reset switch and the PS/2 clock for reset\_n. The output of this unit is a high or low (true or false) based upon if the note has passed its specified run time.




Figure 18: Expanded view of the turn off unit in the top-level design.




Figure 19: Simulation results from ModelSim of the turn off unit after counting to desired value.

#### 2.7.1 Enable counter

The purpose of this block is to count the time that the note has been played for. In order to do this, it is essentially a counter that increments on every clock cycle. However, the difference is that this block is enabled by its output, meaning when the comparison is false, the count will stop until the counter is reset. And, the reset\_n of this block is attached to the PS/2 clock, in addition to the reset\_n input of the whole system, because new data is being read if the PS/2 clock drives low, meaning the count should be reset so the note can play if the data is valid. The inputs to this block are the 50 Mhz FPGA clock, the PS/2 clock, and the reset switch. Finally, the output is the incremented number on every clock cycle.




Figure 20: Simulation results from ModelSim of the enable counter after counting to desired value with and without the enable.

## 2.7.2 Comparator

Please refer to previous instantiations of the comparator for more thorough details. In this instance of the comparator, we are seeing if the number output by the enabled counter is less than 1000000. If the output is true, the note continues to play, if the output is false the note ceases to play and the counter is disabled. The number 1 million was chosen because it is roughly .02 seconds at 50 MHz.

## A SystemVerilog Files

```
\begin{array}{rcl} assign & lt & = \; (a \; < \; M) \; ; \\ endmodule & \end{array}
         module compL #(parameter N = 18)(input logic [N-1:0] val, input logic [N-1:0] count, output logic y); always_comb
                                               y = (count < val);
          module compL2 #(parameter N = 18)(input logic [N-1:0] val, input logic [N-1:0] count, output logic y);

always_comb__(count < (rel (2)));
                                               y = (count < (val/2));
          endmodule
         module counter \#(parameter\ N=8) (input logic clk, input logic reset, output logic [(N-1):0]\ q); always \inf_{i \in \{n\}} (posedge\ clk, negedge\ reset) if (reset=0)\ q<=0; else q<=q+1;
          endmodule
          module datadecoder(input logic [7:0] data, input logic clk, output logic [17:0] out);
                             always - ff @(posedge clk)
case(data)
                                                                    ta)
8'b00011100: out <= 227273; //'a' key A note
8'b00011101: out <= 214592; //'w' key B sharp note
8'b00011011: out <= 202429; //'s' key B note
8'b00100011: out <= 190840; //'d' key C note
8'b00100100: out <= 180505; //'e' key D sharp note
8'b00101101: out <= 170068; //'f' key D note
8'b00101101: out <= 160722; //'r' key E sharp note
8'b00101100: out <= 160722; //'r' key E sharp note
8'b00101100: out <= 151515; //'t' key E note
default: out <= 0;
10
         endmodule
         module divider #(parameter N = 18, val = 2)(input logic [N-1:0] in, output logic [N-1:0] out);
         always_comb
out = in/val;
          module enabled_counter #(parameter N = 10)(input logic clk, en, reset_n, output logic [N-1:0] count);
                           always_ff@(posedge clk, negedge reset_n) if (reset_n == 0) count \leq 0; else
                                                                                 \begin{array}{ccc} \text{if } (\text{en} == 1) \\ & \text{count} <= \text{count} + 1; \end{array}
         endmodule
        // Copyright (C) 2018 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other software and tools, and its AMPP partner logic functions, and any output files from any of the foregoing (including device programming or simulation files), and any associated documentation or information are expressly subject to the terms and conditions of the Intel Program License
// Subscription Agreement, the Intel Quartus Prime License Agreement, the Intel FPGA IP License Agreement, or other applicable license agreement, including, without limitation, that your use is for the sole purpose of programming logic devices manufactured by Intel and sold by Intel or its authorized distributors. Please refer to the applicable agreement for further details.
                                                              "Quartus Prime"
"Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"
"Wed Dec 02 12:12:12 2020"
         // PROGRAM
// VERSION
// CREATED
15
16
17
18
19
20
21
         module error_check(
    clk,
    reset_n,
    clk_fast,
    error
23
24
         );
26
27
28
29
30
         input wire input wire input wire output wire
                                                clk;
reset_n;
clk_fast;
error;
                            clk n;
SYNTHESIZED WIRE 0;
[3:0] SYNTHESIZED WIRE_1;
SYNTHESIZED WIRE 2;
SYNTHESIZED WIRE 3;
SYNTHESIZED WIRE 4;
         assign error = SYNTHESIZED WIRE 4;
          \begin{array}{lll} counter & b2v\_inst(\\ & .clk\_(clk\_n)\;,\\ & .reset(SYNTHESIZED\_WIRE\_0)\;,\\ & .q(SYNTHESIZED\_WIRE\_1))\;;\\ & defparam & b2v\_inst.N = 4\;; \end{array} 
         \begin{array}{ccc} comparator & b\,2\,v\_i\,nst\,2\,(\\ & .\,a\,(SYNTHESIZED\_WIRE\_1) \ , \end{array}
```

```
53
54
55
                                defparam
defparam
                               b2v_inst3(
.clk(SYNTHESIZED_WIRE_2),
.d(SYNTHESIZED_WIRE_3),
.q(SYNTHESIZED_WIRE_4));
           \mathrm{s}\,\mathrm{y}\,\mathrm{n}\,\mathrm{c}
62
          63
64
65
66
67
68
          assign clk_n = ~clk;
          assign SYNTHESIZED_WIRE_2 = ~clk_fast;
69
70
          endmodule
                 Copyright (C) 2018 Intel Corporation. All rights reserved. Your use of Intel Corporation's design tools, logic functions and other software and tools, and its AMPP partner logic functions, and any output files from any of the foregoing (including device programming or simulation files), and any associated documentation or information are expressly subject to the terms and conditions of the Intel Program License Subscription Agreement, the Intel Quartus Prime License Agreement, the Intel FPGA IP License Agreement, or other applicable license agreement, including, without limitation, that your use is for the sole purpose of programming logic devices manufactured by Intel and sold by Intel or its authorized distributors. Please refer to the applicable agreement for further details.
  2
3
4
5
6
7
12
13
14
           // PROGRAM
// VERSION
// CREATED
                                                                        15
16
17
18
19
20
          module FinalProject (
clk_50MHz,
clk_PS2,
Data,
reset_n,
frequency
21
22
23
24 \\ 25 \\ 26 \\ 27
          );
          input wire
input wire
input wire
input wire
output wire
                                                   clk_50MHz;
clk_PS2;
Data;
reset_n;
frequency;
28
29
30
31
32
33
34
35
                              [17:0] count;
data_exists;
[7:0] data_transfered;
[7:0] dataout;
[17:0] decode_data;
           wire
           wire
wire
wire
wire
wire
wire
wire
\frac{36}{37}
38 \\ 39 \\ 40 \\ 41 \\ 42
                               error;
SYNTHESIZED_WIRE_0;
SYNTHESIZED_WIRE_1;
SYNTHESIZED_WIRE_2;
43
44
45
46
47
48
49
50
           shiftregister b2v_inst(
. Data(Data),
                               . clear_n (reset_n),
. clk (clk_PS2),
51
52
53
54
55
56
57
58
59
                                .dataout (dataout));
                                b2v_inst1(
.clock_50MHz(clk_50MHz),
.reset_n(SYNTHESIZED_WIRE_0),
.less_than(data_exists));
          turn off
60
62
63
64
65
66
67
          assign frequency = SYNTHESIZED_WIRE_1 & data_exists;
           assign error = "SYNTHESIZED_WIRE_2;
          PS2_data_counter b2v_inst2(
.clk_50MHz(clk_50MHz),
.reset_n(reset_n),
.decode_data(decode_data),
68
                                .count(count));
73
74
75
                               or b2v_inst25(
.clk_50MHz(clk_50MHz),
.count(count),
.decode_data(decode_data),
.high_low(SYNTHESIZED_WIRE_1));
76
           oscillator
          assign SYNTHESIZED_WIRE_0 = clk_PS2 & reset_n;
82
83
84
          datadecoder b2v_inst6(
   .clk(clk_50MHz),
   .data(data_transfered),
   .out(decode_data));
90
91
           always@(posedge clk_50MHz)
          always - ...
begin
if (error)
begin
data_transfered[7:0] <= dataout[7:0];
```

```
end
                                                   neck b2v_inst9(
.clk_fast(clk_50MHz),
.clk[clk_PS2),
.reset_n[reset_n],
.error(SYNTHESIZED_WIRE_2));
                    error_check
100
101
102
103
104
105
106
                   endmodule
                  // Copyright (C) 2018 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions
// and other software and tools, and its AMPP partner logic
// functions, and any output files from any of the foregoing
// (including device programming or simulation files), and any
// associated documentation or information are expressly subject
// to the terms and conditions of the Intel Program License
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel PPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors. Please
// refer to the applicable agreement for further details.
      5
6
7
   12
   13
   14
                                                                                                                       "Quartus Prime" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" "Wed Dec 02 12:12:49 2020"
                    // PROGRAM
// VERSION
// CREATED
                    module oscillator (
   19
                                                    clk_50MHz,
count,
decode_data,
high_low
   20
   21
   23
24
25
26
27
                    );
                                                                                   clk_50MHz;
[17:0] count;
[17:0] decode_data;
                   input wire
input wire
input wire
output wire
   28
   29
   30
   31
32
33
34
                                                   count_less_than_half;
[17:0] SYNTHESIZED_WIRE_0;
   35
   36
   37
38
39
40
41
                                                    b2v_inst13(
.clk(clk_50MHz),
.d(count_less_than_half),
.q(high_low));
                   \mathrm{sync}
   42
   43
                                                   \begin{array}{l} b2v\_inst5\left(\\ .count\left(count\right),\\ .val\left(SYNTHESIZED\_WIRE\_0\right),\\ .y\left(count\_less\_than\_half\right)\right);\\ defparam & b2v\_inst5.N = 18; \end{array}
   45
                  compL
   50
   51
                   52
   58
   59
                  endmodule
                  // Copyright (C) 2018 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions
// and other software and tools, and its AMPP partner logic
// functions, and any output files from any of the foregoing
// (including device programming or simulation files), and any
// associated documentation or information are expressly subject
// to the terms and conditions of the Intel Program License
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors. Please
// refer to the applicable agreement for further details.
      1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7
   12
   13
    14 \\ 15 \\ 16 \\ 17
                                                                                                                     // PROGRAM
// VERSION
// CREATED
   18
19
                   module PS2_data_counter(
clk_50MHz,
reset_n,
decode_data,
reset_count,
   \frac{20}{21}
   22
   23
   24
25
26
                   );
                                                                                    clk_50MHz;
reset_n;
[17:0] decode_data;
reset_count;
[17:0] count;
                   input wire
input wire
input wire
output wire
output wire
   28
   29
   30
   31
32
33
34
                                                   [17:0] count_ALTERA_SYNTHESIZED;
count_less_than;
counter_reset_n;
reset_count_ALTERA_SYNTHESIZED;
   35
                    wire
   36
                    wire
   37
                    wire
```

```
\begin{array}{lll} counter & b2v\_inst2(\\ & .clk(clk\_50MHz)\,,\\ & .reset(counter\_reset\_n)\,,\\ & .q(count\_ALTERA\_SYNTHESIZED))\,;\\ & defparam & b2v\_inst2.N = 18; \end{array}
44
45
46
47
48
49
50
51
                              b2v_inst4(
.clk(clk_50MHz),
.d(count_less_than),
.q(reset_count_ALTERA_SYNTHESIZED));
         sync
52
53
54
55
56
57
58
59
                              counter_reset_n = reset_n & reset_count_ALTERA_SYNTHESIZED;
                              b2v_inst7(
.count(count_ALTERA_SYNTHESIZED),
.val(decode_data),
.y(count_less_than));
defparam b2v_inst7.N = 18;
         compL
60
61
62
63
64
65
66
         assign reset_count = reset_count_ALTERA_SYNTHESIZED;
assign count = count_ALTERA_SYNTHESIZED;
         endmodule
                Copyright (C) 2018 Intel Corporation. All rights reserved. Your use of Intel Corporation's design tools, logic functions and other software and tools, and its AMPP partner logic functions, and any output files from any of the foregoing (including device programming or simulation files), and any associated documentation or information are expressly subject to the terms and conditions of the Intel Program License Subscription Agreement, the Intel Quartus Prime License Agreement, the Intel FPGA IP License Agreement, or other applicable license agreement, including, without limitation, that your use is for the sole purpose of programming logic devices manufactured by Intel and sold by Intel or its authorized distributors. Please refer to the applicable agreement for further details.
 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7
10
11
12
13
14
                                                                      "Quartus Prime" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" "Wed Dec 02 12:13:01 2020"
          // PROGRAM
// VERSION
// CREATED
15
16
17
18
19
20
          module shiftregister (
                              Data,
                              clk,
clear_n
start,
stop,
parity,
dataout
21
22
23
24 \\ 25 \\ 26 \\ 27
         );
28
29
30
         input wire
input wire
input wire
output wire
output wire
output wire
                                                  Data:
                                                  Data;
clk;
clear_n;
start;
stop;
parity;
[7:0] dataout;
31
32 \\ 33 \\ 34 \\ 35
36
          output
37
                             [7:0] dataout ALTERA SYNTHESIZED;
parity_ALTERA_SYNTHESIZED;
start_ALTERA_SYNTHESIZED;
stop_ALTERA_SYNTHESIZED;
SYNTHESIZED_WIRE_12;
38
39
40
41
42
\frac{43}{44}
45
46
47
48
49
50
          always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
begin
if (!clear_n)
begin
51
                              dataout_ALTERA_SYNTHESIZED[6] <= 0;
52
53
54
55
56
57
58
59
60
          else
                              dataout_ALTERA_SYNTHESIZED[6] <= dataout_ALTERA_SYNTHESIZED[7];
         end
61
62
63
64
65
66
          always@\left(\begin{array}{cccc}posedge&SYNTHESIZED\_WIRE\_12&or&negedge&clear\_n\end{array}\right)
         begin
if (!clear_n)
begin
                              dataout_ALTERA_SYNTHESIZED[5] <= 0;
67
68
          else
                              dataout_ALTERA_SYNTHESIZED[5] <= dataout_ALTERA_SYNTHESIZED[6];
69
70
71
72
73
74
75
          end
          always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
         begin
if (!clear_n)
begin
76
77
78
79
80
81
                              stop_ALTERA_SYNTHESIZED <= 0;
end
                              stop_ALTERA_SYNTHESIZED <= Data;
82
83
84
         end
          always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
          begin
if (!clear_n)
```

```
90
91
                 dataout ALTERA SYNTHESIZED [4] <= 0;
 92
      else
 93
94
95
96
97
98
99
                 dataout_ALTERA_SYNTHESIZED[4] <= dataout_ALTERA_SYNTHESIZED[5];
      end
      assign SYNTHESIZED_WIRE_12 = ~clk;
100
101
102
103
104
105
      always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
      begin
if (!clear_n)
begin
106
107
                 {\tt dataout\_ALTERA\_SYNTHESIZED\,[\,3\,]} \ <= \ 0\,;
108
108
109
110
111
112
113
      else
                 begin dataout_ALTERA_SYNTHESIZED[3] <= dataout_ALTERA_SYNTHESIZED[4];
      end
114
115
      always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
116
      begin
if (!clear_n)
                 dataout_ALTERA_SYNTHESIZED[2] <= 0;
121
      else
122
                 begin dataout_ALTERA_SYNTHESIZED[2] <= dataout_ALTERA_SYNTHESIZED[3];
123
124
125
126
127
128
      always@(posedge SYNTHESIZED WIRE 12 or negedge clear n)
129
      begin
if (!clear_n)
begin
130
131
132
                 dataout_ALTERA_SYNTHESIZED[1] <= 0;
      else
\frac{135}{136}
                 dataout_ALTERA_SYNTHESIZED[1] <= dataout_ALTERA_SYNTHESIZED[2];
137
138
139
140
141
142
143
      end
      always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
      begin
if (!clear_n)
begin
144
\frac{145}{146}
                 begin
dataout_ALTERA_SYNTHESIZED[0] <= 0;</pre>
147
148
149
150
151
      else
                 begin dataout_ALTERA_SYNTHESIZED[0] <= dataout_ALTERA_SYNTHESIZED[1];
152
      end
153
154
      154
155
156
157
158
159
160
                 end
161
      else
161
162
163
164
165
166
167
                 begin start_ALTERA_SYNTHESIZED <= dataout_ALTERA_SYNTHESIZED [0]; end
      always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
168
      begin
if (!clear_n)
begin
169
170
171
172
173
174
175
176
177
178
179
180
181
                 dataout_ALTERA_SYNTHESIZED[7] <= 0;
      else
                 begin
                 dataout_ALTERA_SYNTHESIZED[7] <= parity_ALTERA_SYNTHESIZED;
      end
      always@(posedge SYNTHESIZED_WIRE_12 or negedge clear_n)
      begin
if (!clear_n)
begin
183
184
                 parity_ALTERA_SYNTHESIZED <= 0;
end
185
186
187
188
189
190
191
      else
                 begin
parity_ALTERA_SYNTHESIZED <= stop_ALTERA_SYNTHESIZED;</pre>
      end
192
      assign
assign
assign
assign
                 start = start_ALTERA_SYNTHESIZED;
stop = stop_ALTERA_SYNTHESIZED;
parity = parity_ALTERA_SYNTHESIZED;
dataout = dataout_ALTERA_SYNTHESIZED;
193
193
194
195
196
197
      endmodule
198
      module sync(input logic clk, input logic d, output logic q);
    logic n1;
    always_ff@(posedge clk)
  3
4
5
                            begin
                                      n1 \ll d;
```

```
q <= n1;
                                                                                end
                 endmodule
                           Copyright (C) 2018 Intel Corporation. All rights reserved. Your use of Intel Corporation's design tools, logic functions and other software and tools, and its AMPP partner logic functions, and any output files from any of the foregoing (including device programming or simulation files), and any associated documentation or information are expressly subject to the terms and conditions of the Intel Program License Subscription Agreement, the Intel Quartus Prime License Agreement, the Intel FPGA IP License Agreement, or other applicable license agreement, including, without limitation, that your use is for the sole purpose of programming logic devices manufactured by Intel and sold by Intel or its authorized distributors. Please refer to the applicable agreement for further details.

\begin{array}{c}
1 \\
2 \\
3 \\
4 \\
5 \\
6 \\
7 \\
8 \\
9 \\
10 \\
11
\end{array}

 12
 \frac{13}{14}
                                                                                                                 "Quartus Prime"  
 "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"  
 "Wed Dec 02 12:30:26 2020"  
                 // PROGRAM
// VERSION
// CREATED
                module turn_off(
    clock_50MHz,
    reset_n,
    less_than
 20
 21
 22
23
24
25
26
27
                 );
                                                                                  clock_50MHz;
reset_n;
less_than;
                 input wire input wire output wire
 28
 29
                                                 SYNTHESIZED_WIRE_0;
[31:0] SYNTHESIZED_WIRE_1;
30
31
32
33
34
35
                 assign less_than = SYNTHESIZED_WIRE_0;
             36
37
38
39
40
41
42
 43
 44
                \begin{array}{lll} comparator & b2v\_inst3 \left( \\ & .a \left( SYNTHESIZ\overline{ED} \right) WIRE \ 1 \right) \, , \\ & .tt \left( SYNTHESIZ\overline{ED} \right] WIR\overline{E} = 0 \right) ) \, ; \\ & defparam \\ & defparam & b2v\_inst3 \, .N = \ 1000000 \, ; \\ & defparam & b2v\_inst3 \, .N = \ 32 \, ; \\ \end{array}
             endmodule
```

## B Simulation Files (Do scripts)

```
1
2
3
4
5
6
7
8
            dd wave *
force reset_n 0 @ 0, 1 @ 400
force clk_50MHz 1 @ 0, 0 @ 1 -r 2
          force clk_50MHz 1 @ 0, 0 @ 1 -r 2

force clk_PS2 1 @ 000, 0 @ 509600, 1 @ 510100, 0 @ 510500, 1 @ 510900, 0 @ 511300, 1 @ 511700, 0 @ 512200, 1 @ 512600, 0 @ 513000, 1 @ 513400, 0 @ 513800, 1 @ 514200, 0 @ 514700, 1 @ 515100, 0 @ 515500, 1 @ 5152600, 0 @ 516300, 1 @ 515300, 0 @ 517200, 1 @ 514200, 0 @ 514700, 1 @ 515100, 0 @ 5462400, 1 @ 5462400, 0 @ 546580, 1 @ 5466200, 0 @ 5466500, 1 @ 5466600, 1 @ 5466600, 1 @ 546580, 1 @ 5466500, 0 @ 5466580, 1 @ 5466600, 1 @ 5466600, 1 @ 5466500, 1 @ 5467500, 1 @ 5467500, 1 @ 5467500, 1 @ 5467500, 1 @ 5466500, 1 @ 5465400, 1 @ 546900, 0 @ 5465800, 1 @ 6382000, 0 @ 6382400, 1 @ 6382800, 0 @ 6382400, 1 @ 6382800, 0 @ 6382400, 1 @ 6385800, 1 @ 6382800, 0 @ 6382400, 1 @ 6385800, 1 @ 6385800, 1 @ 6382800, 0 @ 6382400, 1 @ 6385800, 1 @ 6385800, 0 @ 6382400, 0 @ 6385800, 1 @ 6385800, 0 @ 6382400, 0 @ 6385800, 1 @ 6385800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 6382800, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 8258000, 0 @ 91880000, 1 @ 9188000, 1 @ 9188000, 0 @ 9188000, 1 @ 9188000, 0 @ 91880
            run 20000000
            add wave * force reset_n 0 @ 0, 1 @ 400 force clk_50MHz 1 @ 0, 0 @ 1 -r 2
            run 5000000
            # comparatorTester.do
  3
            dd wave *
force N 4 @ 0
force M 11 @ 0
force a 1 @ 0, 12 @ 10
run 20
                          3
4
5
            add wave * force clk 0 @ 0, 1 @ 1 -r 2 force reset 1 @ 0, 0 @ 1, 1 @ 2, 0 @ 24, 1 @ 25 run 50
          force reset n 0 @ 0, 1 @ 400 force clk_50MHz 1 @ 0, 0 @ 1 -r 2
            force clk_PS2 1 @ 000, 0 @ 307400, 1 @ 328300, 0 @ 349000, 1 @ 369800, 0 @ 390900, 1 @ 411600, 0 @ 432800, 1 @ 453400, 0 @ 474600, 1 @ 495300, 0 @ 516400, 1 @ 537200, 0 @ 558300, 1 @ 579000, 0 @ 600100, 1 @ 620900, 0 @ 642000, 1 @ 662700, 0 @ 683100, 1 @ 703800, 0 @ 724900, 1 @ 745600 force Data 1 @ 000, 0 @ 297600, 1 @ 339500, 0 @ 423200, 1 @ 548800, 0 @ 590600, 1 @ 715400
10
            run 5000000
            add wave * force reset_n 0 @ 0, 1 @ 400 force clk_50MHz 1 @ 0, 0 @ 1 -r 2
            force clk_PS2 1 @ 000, 0 @ 307400, 1 @ 328600, 0 @ 349000, 1 @ 369900, 0 @ 390900, 1 @ 411600, 0 432700, 1 @ 453400, 0 @ 474600, 1 @ 495200, 0 @ 516400, 1 @ 537100, 0 @ 558200, 1 @ 578900 600100, 1 @ 620700, 0 @ 641900, 1 @ 662600, 0 @ 683500, 1 @ 704000, 0 @ 725300, 1 @ 746000 force Data 1 @ 000, 0 @ 297600, 1 @ 423200, 0 @ 465000, 1 @ 548700, 0 @ 590500, 1 @ 673900
            run 5000000
```

```
1
3
4
5
6
7
8
      add wave
       adu wave * force clk 0 @ 0, 1 @ 1 -r 2 force reset n 1 @ 0, 0 @ 1, 1 @ 2, 0 @ 24, 1 @ 25 force en 1 @ 0, 0 @ 10, 1 @ 20 run 50
      2
 \begin{array}{c} 3 \\ 4 \\ 5 \\ 6 \\ 7 \end{array}
      2
 3
4
5
6
       add wave
      force reset n 0 @ 0, 1 @ 400 force clk_50MHz 1 @ 0, 0 @ 1 -r 2
      force clk_PS2 1 @ 000, 0 @ 307400, 1 @ 328500, 0 @ 349000, 1 @ 370000, 0 @ 390900, 1 @ 411600, 0 @ 432800, 1 @ 453500, 0 @ 474600, 1 @ 495300, 0 @ 516500, 1 @ 537100, 0 @ 561400, 1 @ 582400, 0 @ 600200, 1 @ 620800, 0 @ 642000, 1 @ 662700, 0 @ 683600, 1 @ 704300, 0 @ 725500, 1 @ 746100 force Data 1 @ 000, 0 @ 297600, 1 @ 339500, 0 @ 423200, 1 @ 465100, 0 @ 506900, 1 @ 548800, 0 @ 590600, 1 @ 674100
 9
       run 5000000
11
         oscilatorTester.do
       add wave. 50MHz 0 @ 0, 1 @ 1 -r 2 force clk_50MHz 0 @ 0, 1 @ 1 -r 2 force code data 1101110111111001001 @ 0 force count 0 @ 0, 1101110111111001011 @ 454546, 0 @ 681819
       run 1000000
      1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7
       add wave *

force reset_n 0 @ 0, 1 @ 10000

force Data 1 @ 0, 0 @ 12000, 1 @ 42000, 0 @ 72000, 1 @ 107000

force clk PS2 1 @ 0, 0 @ 15000, 1 @ 20000, 0 @ 25000, 1 @ 30000, 0 @ 35000, 1 @ 40000, 0 @ 45000, 1 @

50000, 0 @ 55000, 1 @ 60000, 0 @ 65000, 1 @ 70000, 0 @ 75000, 1 @ 80000, 0 @ 85000, 1 @ 90000, 0 @

95000, 1 @ 100000, 0 @ 105000, 1 @ 110000, 0 @ 115000, 1 @ 120000

force clk 50MHz 1 @ 0, 0 @ 1 -r 2

run 1000000
 5
6
7
      # rKeyTester.do
 2
                                3
4
5
6
       add wave
       force clk_50MHz 1 @ 0, 0 @ 1 -r 2
      Force clk PS2 1 @ 0ps, 0 @ 3075ps, 1 @ 3282ps, 0 @ 3491ps, 1 @ 3698ps, 0 @ 3910ps, 1 @ 4117ps, 0 @ 4328 ps, 1 @ 4535ps, 0 @ 4747ps, 1 @ 4953ps, 0 @ 5165ps, 1 @ 5372ps, 0 @ 5584ps, 1 @ 5790ps, 0 @ 6002ps, 1 @ 6209ps, 0 @ 6421ps, 1 @ 6627ps, 0 @ 6924ps, 1 @ 7043ps, 0 @ 7255ps, 1 @ 7462ps force Data 1 @ 0ps, 0 @ 2977ps, 1 @ 3396ps, 0 @ 3814ps, 1 @ 4233ps, 0 @ 5069ps, 1 @ 5488ps, 0 @ 5906ps, 1 @ 6741ps
 9
       run 5000000
       # shiftRegisterTester.do
 3
      1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7
      force clk PS2 1 @ 000, 0 @ 307500, 1 @ 328300, 0 @ 349100, 1 @ 369800, 0 @ 390900, 1 @ 411700, 0 @ 432800, 1 @ 453400, 0 @ 474600, 1 @ 495300, 0 @ 516400, 1 @ 537100, 0 @ 558200, 1 @ 579000, 0 @ 600100, 1 @ 620700, 0 @ 641900, 1 @ 662600, 0 @ 683500, 1 @ 704100, 0 @ 725300, 1 @ 746000 force Data 1 @ 000, 0 @ 297700, 1 @ 339600, 0 @ 381400, 1 @ 423200, 0 @ 548700, 1 @ 673900
      3
4
5
6
```

```
turnOffTester.do
2
3
4
5
6
7
                add wave
                Green clock 50 \mathrm{MHz} 0 @ 0, 1 @ 1 force clock 50 \mathrm{MHz} 0 @ 0, 1 @ 1 -r 2 run 3000000
                                                                                  1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7
                      waterKeyTester.do
                                                                                                     ·
     add wave *
force rest n 0 G 0, 1 G 400
force clk_50MHz 1 G 0, 0 G 1 - r 2

force clk_50MHz 1 G 0, 0 G 1 - r 2

force clk_50MHz 1 G 0, 0 G 1 - r 2

force clk_50MHz 1 G 0, 0 G 513000, 1 G 513000, 0 G 513400, 1 G 510900, 0 G 514500, 1 G 515700, 0 G

filton, 1 G 512500, 0 G 513000, 1 G 513400, 0 G 513800, 1 G 513400, 0 G 514500, 1 G 515100, 0 G

filton, 1 G 512500, 0 G 513000, 1 G 513400, 0 G 513800, 1 G 51700, 0 G 513500, 1 G 51500, 0 G

filton, 1 G 512500, 0 G 513000, 1 G 513000, 1 G 513400, 0 G 513800, 1 G 51700, 0 G

filton, 1 G 512500, 1 G 512500, 0 G 51700, 0 G 517000, 0 G 51700, 0 G 51700, 0 G 707000, 1 G 707000, 0 G 707000, 1 G 707000, 0 G 7070000, 0 G 707000, 0 G 7070000, 0 G 707000, 0 G 7070000, 0 G 7070000, 0 G 7070000, 0 G 707000, 0 G 707000, 0 G 7070000, 0 G 7070000, 0 G 70700000, 0 G 70700000, 0 G 70700000, 0 G 7
               force reset n 0 @ 0, 1 @ 400
force clk_50MHz 1 @ 0, 0 @ 1 -r 2
              run 20000000
               force clk_50MHz 1 @ 0, 1 @ 400 force clk_50MHz 1 @ 0, 0 @ 1 -r 2
5
6
7
              run 5000000
```

## C Python Scripts

```
import bpy
import os
             This function takes a list of floats from an oscilloscope representing voltage and generates a force statement replicating the voltages.
             replicating the voltages.

Params:

list - float array holding voltages
name - string holding name of variable to force
vl - the minimum voltage allowed
vh - the maximum voltage allowed
         def gen_force(list, name, vl, vh):
                  \begin{array}{lll} & \text{force} & \text{"force"}, \text{ name, v1, vh):} \\ & \text{force "} + \text{name} + \text{""} \\ & \text{prev} & = -20 & \# \text{ Previous HIGH/LOW voltage} \\ & i & = 0 \end{array}
15
                 i = 0
i = 0
for curr in list:
   if curr - prev >= vh - vl:  # Changes to LOW signal
      force = force + "1 @ " + "{0}".format(i) + "ps, "
      prev = vh
   elif curr - prev <= vl - vh:  # Changes to HIGH signal
      force = force + "0 @ " + "{0}".format(i) + "ps, "
      prev = vl
   i = i + 1
force = force[:-2] # Remove last ', ' using slicing
return force</pre>
        # This function converts a given CSV file into a string representing # the contents of a DO file ready for simulation in ModelSim
        # Params:
# name — the filename of the CSV file to be read
        #
def csv_to_do(name):
    # Place all values into these lists
    time = [|
    ch1 = []
    ch2 = []
39
                 # Find the filepath for the file to open
target_file = os.path.join(directory, 'PS2Keyboard')
target_file = os.path.join(target_file, name)
43
44
                 # Open the file for reading and store each line separately
f = open(target_file, "r")
Lines = f.readlines()
46
47
48
                 # Parse each line in CSV and store floats in proper lists
for line in Lines[14:-1]: # Ignore first 14 and last 1 lines
    l = line.strip().split(',')
    t = float(1[0].split("e")[0]) * (10 ** float(1[0].split("e")[1]))
    time.append(t)
    ch1.append(float(1[1]))
    ch2.append(float(1[2]))
53
                 f.close() # We are done reading
                 # Generate the force statements with LOW=0.6 and HIGH=3.3 force_ch1 = gen_force(ch1, name + "_ch1", 0.6, 3.3) force_ch2 = gen_force(ch2, name + "_ch2", 0.6, 3.3)
60
                  return force_ch1 + "\n" + force_ch2 # Return file contents
                                                              -Function Calls-
             List holding filenames of all CSV files les = ["a", "a_hold", "d", "e", "f", "g", "r", "s", "t", "w", "water"]
         # Get filepath to this Blender file and find the file to write to blend_file_path = bpy.data.filepath directory = os.path.dirname(blend_file_path)
        # Find the file we will be writing the do file to target_file = os.path.join(directory, 'PS2Keyboard') target_file = os.path.join(target_file, 'force.do')
        k = open(target_file, "w") # Open the combined DO file
        for file in files: # Create DO file for each CSV file
  # Find the file we will be writing the do file to
  target file = os.path.join(directory, 'PS2Keyboard')
  target_file = os.path.join(target_file, file + '.do')
83
                  data = csv_to_do(file + ".csv") # Get file data
                 93 k.close() # Close combined file, we are done
```

## References

- [1] S. Larson, "Ps/2 keyboard interface." www.digikey.com/eewiki/pages/viewpage.action? pageId=28278929, April 2020. Accessed: 20 November 2020.
- [2] Wikipedia, "Piano key frequencies." en.wikipedia.org/wiki/Piano\_key\_frequencies, October 2020. Accessed: 20 November 2020.