

TOP VHDL Code

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.numeric_std.ALL;
4
5
6  ENTITY LogicalStep_Lab5_top IS
7  PORT
8  (
9      clk_in_50      : in  std_logic;           -- The 50 MHz FPGA Clockinput
10     rst_n           : in  std_logic;           -- The RESET input (ACTIVE LOW)
11     pb              : in  std_logic_vector(3 downto 0); -- The push-button inputs (ACTIVE LOW)
12     sw              : in  std_logic_vector(7 downto 0); -- The switch inputs
13     leds            : out std_logic_vector(7 downto 0); -- for displaying the switch content
14     seg7_data       : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
15     seg7_char1      : out std_logic;           -- seg7 digi selectors
16     seg7_char2      : out std_logic;           -- seg7 digi selectors
17 );
18 END LogicalStep_Lab5_top;
19
20 ARCHITECTURE SimpleCircuit OF LogicalStep_Lab5_top IS
21
22     component cycle_generator port (
23         clk_in      : in  std_logic;
24         rst_n       : in  std_logic;
25         modulo       : in  integer;
26         strobe_out   : out std_logic;
27         full_cycle_out : out std_logic
28     );
29     end component;
30
31     component segment7_mux port (
32         clk          : in  std_logic := '0';
33         DIN2         : in  std_logic_vector(6 downto 0);
34         DIN1         : in  std_logic_vector(6 downto 0);
35         DOUT         : out std_logic_vector(6 downto 0);
36         DIG2         : out std_logic;
37         DIG1         : out std_logic
38     );
39     end component;
40
41     component Moore_SM IS Port
42     (
43         enable,rst_n, clk      : IN std_logic;
44         night,reduced          : IN std_logic;--night mode and reduced systems mode
45         EW_button, NS_button   : IN std_logic;
46         EW_clear, NS_clear     : out std_logic;
47

```

```

48     cur_val : out std_logic_vector(3 downto 0)
49 );
50 end component;
51
52 component Decoder is port (
53     state      : in std_logic_vector(3 downto 0);
54     clken5     : in std_logic;
55     clken1     : in std_logic;
56     NS_Decoded : out std_logic_vector(6 downto 0);
57     EW_Decoded : out std_logic_vector(6 downto 0)
58 );
59 end component;
60
61 component Sync is port (
62     data_in : in std_logic;
63     clk     : in std_logic;
64     rst_n   : in std_logic;
65     data_out : out std_logic
66 );
67 end component;
68
69 component InputLatch is port (
70     data_in : in std_logic;
71     clear   : in std_logic;
72     clk     : in std_logic;
73     enable  : in std_logic;
74     rst_n   : in std_logic;
75     data_out : out std_logic
76 );
77 end component;
78
79 -----
80 CONSTANT SIM : boolean :=FALSE;
81
82 CONSTANT CNTR1_modulo : integer := 25000000; -- modulo count for 1Hz cycle generator 1 with 50Mhz clocking input
83 CONSTANT CNTR2_modulo : integer := 5000000;  -- modulo count for 5Hz cycle generator 2 with 50Mhz clocking input
84 CONSTANT CNTR1_modulo_sim : integer := 199;  -- modulo count for cycle generator 1 during simulation
85 CONSTANT CNTR2_modulo_sim : integer := 39;   -- modulo count for cycle generator 2 during simulation
86
87 SIGNAL CNTR1_modulo_value : integer ; -- modulo count for cycle generator 1
88 SIGNAL CNTR2_modulo_value : integer ; -- modulo count for cycle generator 2
89
90 SIGNAL clken1, clken2 : STD_LOGIC; -- clock enables 1 & 2
91
92 SIGNAL strobe1, strobe2 : std_logic; -- strobes 1 & 2 with each one being 50% Duty Cycle

```

```

93 SIGNAL NS_clear, EW_clear      : std_logic;
94 SIGNAL syncInput1, syncInput2  : std_logic;
95 SIGNAL pbout1, pbout2          : std_logic;
96 SIGNAL cur_state               : std_logic_vector(3 downto 0);--Holds current state output from Moore_SM
97 SIGNAL seg7_A, seg7_B          : std_logic_vector(6 downto 0); -- signals for inputs into seg7_mux.
98 SIGNAL pb_bar0, pb_bar1        : std_logic;
99 SIGNAL night, reduced          : std_logic;
100
101
102 BEGIN
103 -----
104
105
106 MODULO_1_SELECTION: CNTR1_modulo_value <= CNTR1_modulo when SIM = FALSE else CNTR1_modulo_sim;
107
108 MODULO_2_SELECTION: CNTR2_modulo_value <= CNTR2_modulo when SIM = FALSE else CNTR2_modulo_sim;
109
110
111
112 -----
113 -- Component Hook-up:
114 pb_bar0 <= NOT(pb(0));
115 pb_bar1 <= NOT(pb(1));
116 --1 Hz and 5 Hz cycle generators
117 GEN1: cycle_generator port map(clkin_50, rst_n, CNTR1_modulo_value, strobe1, clken1);
118 GEN2: cycle_generator port map(clkin_50, rst_n, CNTR2_modulo_value, strobe2, clken2);
119
120 --push button inputs
121 INST1: Sync port map(pb_bar0,clkin_50,rst_n, syncInput1);
122 --saves the last pb input until cleared
123 INST2: InputLatch port map(syncInput1, EW_clear, clkin_50, clken2,rst_n,pbout1);--ADD CLEAR FROM MOORE
124
125 --same but for pb[1]
126 INST3: Sync port map(pb_bar1,clkin_50,rst_n, syncInput2);
127 INST4: InputLatch port map(syncInput2, NS_clear, clkin_50, clken2,rst_n,pbout2);--ADD CLEAR FROM MOORE
128
129 --synchronizes the switch input with the clock
130 INST5: Sync port map(sw(0),clkin_50,rst_n,night );
131 INST6: Sync port map(sw(1),clkin_50,rst_n, reduced);
132
133 --instantiate the moore_sm, the decoder, and the seven segment display
134 INST7: Moore_SM port map(clken1,rst_n, clkin_50, night, reduced, pbout1,pbout2,EW_clear, NS_clear, cur_state);--Takes input full-cycle 1 Hz clock so the Moore_SM updates every 1 second
135 INST8: Decoder port map (cur_state,strobe2,strobe1, seg7_A,seg7_B);--Takes the current state from the Moore_SM to decode into the appropriate light signal
136 INST9: segment7_mux port map (clkin_50, seg7_B,seg7_A,seg7_data, seg7_char2, seg7_char1);
137
138 leds(1 downto 0) <= Strobe1 & Strobe2;
139 --leds(3 downto 2) <= clken1 & clken2;
140 leds(7) <= pbout1 OR pbout2;
141 leds(6) <= night OR reduced;
142 leds(5 downto 2) <= cur_state;
143
144
145
146 END SimpleCircuit;
147

```

MOORE_SM VHDL

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  Entity Moore_SM IS Port
6  (
7      enable,rst_n, clk      : IN std_logic;--Enable from the 1hz clock, and clk from 50MHz clock
8      night,reduced         : IN std_logic;--night mode and reduced systems mode
9      EW_button, NS_button  : IN std_logic;
10     EW_clear, NS_clear    : out std_logic;
11     cur_val               : out std_logic_vector(3 downto 0)
12 );
13 end Moore_SM;
14
15 Architecture MSM of Moore_SM is
16
17
18
19
20
21     TYPE STATE_NAMES IS (S0, S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S11, S12, S13, S14, S15, S16, S17); -- list all the STATES
22
23
24     SIGNAL current_state, next_state : STATE_NAMES; -- signals of type STATE_NAMES
25     signal compareRes: std_logic_vector (2 downto 0);--Groups the output of the comparator (A>B,A=B,A<B)
26     signal decoded: std_logic_vector (3 downto 0);
27
28 BEGIN
29
30
31     -----
32     --State Machine:
33     -----
34
35
36     -- REGISTER LOGIC PROCESS
37     -- add clock and any related inputs for state machine register section into Sensitivity List
38
39     Register_Section: PROCESS ( rst_n, clk,enable, next_state) -- this process synchronizes the activity to a clock
40     BEGIN
41         IF (rst_n = '0') THEN
42             current_state <= S0;
43         ELSIF( rising_edge(clk) and enable = '1') THEN
44             current_state <= next_state;
45         ELSE
46             current_state <= current_state;
47         END IF;
48     END PROCESS;
49
50
51
52     -- TRANSITION LOGIC PROCESS (to be combinational only)
53     -- add all transition inputs for state machine into Transition section Sensitivity List
54     -- make sure that all conditional statement options are complete otherwise VHDL will infer LATCHES.
55     --INST1: compx4 port map(target(3 downto 0),decoded(3 downto 0),compareRes(2 downto 0)); --target>decoded, target=decoded, target< decoded: determine if we need to count down, up, or hold
56
57
58
59     Transition_Section: PROCESS (current_state,enable)
60     BEGIN

```

```

61 -- increments everystate when the clken1 is high
62 -- when pb[0] is pressed states 0 to 4 will skip forward to state 6, or if pb[1] is pressed, states 8 to 12 skip forward to state 14
63 --when switch 0 or 1 are on, it either state 7 or 15 will skip to their respective hold states 16 and 17 until both switches are off
64 CASE current_state IS
65     WHEN S0 =>
66         NS_clear <= '0';
67         IF( enable = '1') THEN
68             IF(EW_button = '1') THEN
69                 next_state <= S6;
70             ELSE
71                 next_state <= S1;
72             END IF;
73         ELSE
74             next_state <= S0;
75         END IF;
76     WHEN S1 =>
77         IF( enable = '1') THEN
78             IF(EW_button = '1') THEN
79                 next_state <= S6;
80             ELSE
81                 next_state <= S2;
82             END IF;
83         ELSE
84             next_state <= S1;
85         END IF;
86     WHEN S2 =>
87         IF( enable = '1') THEN
88             IF(EW_button = '1') THEN
89                 next_state <= S6;
90             ELSE
91                 next_state <= S3;
92             END IF;
93         ELSE
94             next_state <= S2;
95         END IF;
96     WHEN S3 =>
97         IF( enable = '1') THEN
98             IF(EW_button = '1') THEN
99                 next_state <= S6;
100             ELSE
101                 next_state <= S4;
102             END IF;
103         ELSE
104             next_state <= S3;
105         END IF;
106     WHEN S4 =>
107         IF( enable = '1') THEN
108             IF(EW_button = '1') THEN
109                 next_state <= S6;
110             ELSE
111                 next_state <= S5;
112             END IF;
113         ELSE
114             next_state <= S4;
115         END IF;
116     WHEN S5 =>
117         IF( enable = '1') THEN
118             next_state <= S6;
119         ELSE
120             next_state <= S5;

```



```

121     END IF;
122 WHEN S6 =>
123     IF( enable = '1') THEN
124     IF(Ew_button = '1') THEN
125         Ew_clear <= '1';
126     END IF;
127     next_state <= S7;
128 ELSE
129     next_state <= S6;
130 END IF;
131 WHEN S7 =>
132     Ew_clear <= '0';
133     IF( enable = '1') THEN
134     IF(reduced = '1') THEN
135         next_state <= S17;
136     ELSIF (night = '1') THEN
137         next_state <= S16;
138     ELSE
139         next_state <= S8;
140     END IF;
141 ELSE
142     next_state <= S7;
143 END IF;
144 WHEN S8 =>
145     IF( enable = '1') THEN
146     IF(NS_button = '1') THEN
147         next_state <= S14;
148     ELSE
149         next_state <= S9;
150     END IF;
151 ELSE
152     next_state <= S8;
153 END IF;
154 WHEN S9 =>
155     IF( enable = '1') THEN
156     IF(NS_button = '1') THEN
157         next_state <= S14;
158     ELSE
159         next_state <= S10;
160     END IF;
161 ELSE
162     next_state <= S9;
163 END IF;
164 WHEN S10 =>
165     IF( enable = '1') THEN
166     IF(NS_button = '1') THEN
167         next_state <= S14;
168     ELSE
169         next_state <= S11;
170     END IF;
171 ELSE
172     next_state <= S10;
173 END IF;
174 WHEN S11 =>
175     IF( enable = '1') THEN
176     IF(NS_button = '1') THEN
177         next_state <= S14;
178     ELSE
179         next_state <= S12;
180     END IF;

```

```

181 ELSE
182     next_state <= S11;
183 END IF;
184 WHEN S12 =>
185     IF( enable = '1') THEN
186         IF(NS_button = '1') THEN
187             next_state <= S14;
188         ELSE
189             next_state <= S13;
190         END IF;
191     ELSE
192         next_state <= S12;
193     END IF;
194 WHEN S13 =>
195     IF( enable = '1') THEN
196         next_state <= S14;
197     ELSE
198         next_state <= S13;
199     END IF;
200 WHEN S14 =>
201     IF( enable = '1') THEN
202         next_state <= S15;
203     ELSE
204         next_state <= S14;
205     END IF;
206 WHEN S15 =>
207     IF( enable = '1') THEN
208         IF(NS_button = '1') THEN
209             NS_clear <= '1';
210         END IF;
211         IF(reduced = '1') THEN
212             next_state <= S17;
213         ELSIF (night = '1') THEN
214             next_state <= S16;
215         ELSE
216             next_state <= S0;
217         END IF;
218     ELSE
219         next_state <= S15;
220     END IF;
221 WHEN S16 =>
222     IF(reduced = '1') THEN
223         next_state <= S17;
224     ELSIF(night = '0') THEN
225         next_state <= S6;
226     ELSE
227         next_state <= S16;
228     END IF;
229 WHEN S17 =>
230     IF(reduced = '0') THEN
231         IF(night = '1') THEN
232             next_state <= S16;
233         ELSE
234             next_state <= S6;
235         END IF;
236     ELSE
237         next_state <= S17;
238     END IF;
239 WHEN others =>
240     next_state <= S0;

```

```

241         END CASE;
242     END PROCESS;
243
244
245
246     --Decoder to convert the decimal state into binary
247     Decoder_Section: with Current_State select
248         decoded <= "0000" when S0,
249         "0001" when S1,
250         "0010" when S2,
251         "0011" when S3,
252         "0100" when S4,
253         "0101" when S5,
254         "0110" when S6,
255         "0111" when S7,
256         "1000" when S8,
257         "1001" when S9,
258         "1010" when S10,
259         "1011" when S11,
260         "1011" when S12, --state 12 and 13 are replaced with states 16 and 17 since the state's out put is the same.
261         "1011" when S13,
262         "1110" when S14,
263         "1111" when S15,
264         "1100" when S16, --replaces state 12
265         "1101" when S17, --replaces state 13
266         "0000" when others;
267
268     cur_val <= decoded; --Output the current state to be displayed on the 7 segment
269
270 END ARCHITECTURE MSM;
271



```

DECODER VHDL


```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  -----
6
7
8  entity Decoder is port (
9      state      : in std_logic_vector(3 downto 0);
10     clken5      : in std_logic;
11     clken1      : in std_logic;
12     NS_Decoded  : out std_logic_vector(6 downto 0);
13     EW_Decoded  : out std_logic_vector(6 downto 0)
14 );
15 end Decoder;
16
17 architecture Behavioral of Decoder is
18     signal NS : std_logic_vector(6 downto 0);
19     signal NS_Strobe : std_logic_vector(6 downto 0);
20     signal EW : std_logic_vector(6 downto 0);
21     signal EW_Strobe : std_logic_vector(6 downto 0);
22 begin
23
24
25
26     NS_Decoded <= NS OR NS_Strobe;
27     EW_Decoded <= EW OR EW_Strobe;
28
29     --Based on the current state, set the 7 segment for NS and EW accordingly, except for the flashing state
30     with state select
31         NS
32             <= "0001000" when "0010",
33                "0001000" when "0011",
34                "0001000" when "0100",
35                "0001000" when "0101",
36                "1000000" when "0110",
37                "1000000" when "0111",
38                "0000001" when "1000",
39                "0000001" when "1001",
40                "0000001" when "1010",
41                "0000001" when "1011",
42                "0001000" when "1100",
43                "0000001" when "1110",
44                "0000001" when "1111",
45                "0000000" when others;
46
47     with state select
48         EW
49             <= "0000001" when "0000",
50                "0000001" when "0001",
51                "0000001" when "0010",
52                "0000001" when "0011",
53                "0000001" when "0100",
54                "0000001" when "0101",
55                "0000001" when "0110",
56                "0000001" when "0111",
57
58                "0001000" when "1010",
59                "0001000" when "1011",
60                "0000001" when "1100",

```



```

61          "1000000" when "1110", -- [d]
62          "1000000" when "1111", -- [E]
63          "0000000" when others; -- [F]
64
65 --This process is for the flashing state
66 strobe: process(clken5, clken1, state) IS
67 begin
68 --If the clock is high then check if it's in the strobe state
69 --checks the state, if it's in a state that requires strobing based off either the 5hz or the 1hz strobe depending on what the state requires
70
71 IF (state = "0000" or state = "0001") THEN
72     IF (clken5 = '1') THEN
73         NS_Strobe <= "0001000";
74     ELSE
75         NS_Strobe <= "0000000";
76     END IF;
77 ELSIF (state = "1000" or state = "1001") THEN
78     IF (clken5 = '1') THEN
79         EW_Strobe <= "0001000";
80     ELSE
81         EW_Strobe <= "0000000";
82     END IF;
83 ELSIF (state = "1101") THEN
84     IF (clken1 = '1') THEN
85         NS_Strobe <= "1000000";
86         EW_Strobe <= "0000001";
87     ELSE
88         NS_Strobe <= "0000000";
89         EW_Strobe <= "0000000";
90     END IF;
91 ELSE
92     NS_Strobe <= "0000000";
93     EW_Strobe <= "0000000";
94 END IF;
95 end process;
96
97
98 end architecture Behavioral;

```

SYNCHRONIZER VHDL

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity sync is port (
6      data_in      : in std_logic;
7      clk          : in std_logic;
8      rst_n        : in std_logic;
9      data_out     : out std_logic
10 );
11 end sync;
12
13 architecture arch of sync is
14     component DFlipFlop is port (
15         data_in      : in std_logic;
16         clock         : in std_logic;
17         rst_n        : in std_logic;
18         data_out     : out std_logic
19     );
20     end component;
21     signal DFF_Out : std_logic;
22
23 begin
24     --prevents a metastable state from occurring by capturing the last recorded state from the first d-flipflop and outputting that from the second dflip flop
25     INST1: DFlipFlop port map (data_in,clk,rst_n,DFF_Out);
26     INST2: DFlipFlop port map( DFF_Out,clk,rst_n,data_out);
27 end architecture arch;

```

CYCLE GENERATOR VHDL

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.numeric_std.ALL;
4
5  Entity cycle_generator IS port (
6      clk_in      : in  std_logic;
7      rst_n       : in  std_logic;
8      modulo      : in  integer;
9      strobe_out   : out std_logic;
10     full_cycle_out : out std_logic;
11 );
12 end entity;
13
14 ARCHITECTURE counter OF cycle_generator IS
15
16     SIGNAL bin_counter      : UNSIGNED(31 DOWNTO 0);
17     SIGNAL terminal_count    : std_logic;
18     SIGNAL half_cycle, full_cycle : std_logic;
19     SIGNAL strobe            : std_logic;
20
21 BEGIN
22
23     half_cycle <= terminal_count;
24     full_cycle_out <= full_cycle;
25     strobe_out <= strobe;
26
27
28     MODULO_COUNTING: PROCESS(clk_in, rst_n) IS
29         BEGIN
30
31             IF (rst_n = '0') THEN
32                 bin_counter <= to_unsigned(modulo,32);
33                 terminal_count <= '0';
34
35             ELSIF (rising_edge(clk_in)) THEN          -- binary counter decrements on rising clock edge.
36
37                 IF(bin_counter = 0) THEN
38                     -- when bin_counter reaches 0
39                     bin_counter <= to_unsigned(modulo,32); -- reload the (converted integer to 32 bit unsigned signal type) modulo value
40                     terminal_count <= '1';                -- and output a terminal_count signal
41                 ELSE
42                     bin_counter <= bin_counter - 1;
43                     terminal_count <= '0';
44                 END IF;
45             ELSE
46                 bin_counter <= bin_counter;
47                 terminal_count <= terminal_count;
48             END IF;
49         END PROCESS;
50
51
52     Strobe_gen: PROCESS(clk_in, rst_n) IS          -- Strobe is with 50% duty cycle
53         BEGIN
54             --the strobe is toggled based on every half cycle
55             IF(rst_n = '0') THEN
56                 strobe <= '0';
57             ELSIF(rising_edge(clk_in)) THEN
58                 IF(terminal_count = '1') THEN
59                     strobe <= not(strobe);
60

```

```

61 |         END IF;
62 |     ELSE
63 |         strobe <= strobe;
64 |     END IF;
65 | END PROCESS;
66 |
67 |
68 | CLKEN_GEN: PROCESS(clkin, rst_n) IS          -- full_cycle is one "clkin" cycle in duration and occure once for every two occurrences of half_cycle
69 | BEGIN
70 |     --toggles full cycle when rising edge of the input clock and the terminal count being 1, on the next cycle the toggle is set back to 0
71 |     IF(rst_n = '0') THEN
72 |         full_cycle <= '0';
73 |     ELSIF(rising_edge(clkin)) THEN
74 |         IF(strobe = '0' and terminal_count = '1') THEN
75 |             full_cycle <= '1';
76 |         ELSE
77 |             full_cycle <= '0';
78 |         END IF;
79 |     ELSE
80 |         full_cycle<=full_cycle;
81 |     END IF;
82 | END PROCESS;
83 |
84 | END Architecture;
85 |
86 |

```

LATCH VHDL


```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity InputLatch is port (
6      data_in      : in std_logic;
7      clear        : in std_logic;
8      clk          : in std_logic;
9      enable       : in std_logic;
10     rst_n        : in std_logic;
11     data_out     : out std_logic
12 );
13 end InputLatch;
14
15 architecture arch of InputLatch is
16     signal DFF_Out : std_logic;
17     signal DFF_IN  : std_logic;
18
19     begin
20         --holds the signal from either of the push buttons until the it recieves the clear signal from the statemachine
21         DFF_IN <= NOT(clear) AND (data_in OR DFF_Out);
22
23         DFF: Process (rst_n, clk, DFF_IN, enable)
24         begin
25             if(rst_n = '0' or clear = '1') THEN
26                 DFF_Out <= '0';
27             elsif (rising_edge(clk) and enable = '1') THEN
28                 DFF_Out <= DFF_IN;
29             else
30                 DFF_Out <= DFF_Out;
31             end if;
32         end process;
33         data_out <= DFF_Out;
34
35     end architecture arch;

```


D-FLIPFLOP VHDL

```


1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity DFlipFlop is port (
6      data_in      : in std_logic;
7      clock        : in std_logic;
8      rst_n        : in std_logic;
9      data_out     : out std_logic
10 );
11 end DFlipFlop;
12
13 architecture arch of DFlipFlop is
14     signal currData : std_logic;
15 begin
16     -- on the rising edge of the clock it outputs the input signal, or holds it otherwise
17     logic: Process (rst_n, clock, data_in)
18     begin
19         if(rst_n = '0') THEN
20             currData <= '0';
21         elsif (rising_edge(clock)) THEN
22             currData <= data_in;
23         else
24             currData <= currData;
25         end if;
26     end process;
27
28     data_out <= currData;
29
30 end architecture arch;

```

PART A SIMULATION



PART B,C,D STATE DIAGRAM



Any arrow circled in red is part C, blue is part D and anything uncircled is part B.