TOP VHDL Code

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
 6
7
8
9
        □ENTITY LogicalStep_Lab5_top IS
                  PORT
        (
clkin_50
                 10
11
12
13
14
15
16
17
18
19
20
22
22
24
25
26
27
28
29
30
31
31
33
33
40
41
42
44
44
45
            END LogicalStep_Lab5_top;
         ☐ARCHITECTURE SimpleCircuit OF LogicalStep_Lab5_top IS
                component cycle_generator port (
    clkin : in std_logic;
    rst_n : in std_logic;
    modulo : in integer;
    strobe_out : out std_logic;
    full_cycle_out : out std_logic;
         );
end component;
                component segment7_mux port (
    clk : in std_logic := '0';
    DIN2 : in std_logic_vector(6 downto 0);
    DIN1 : in std_logic_vector(6 downto 0);
    DOUT : out std_logic_vector(6 downto 0);
    DIG2 : out std_logic_vector(6 downto 0);
    DIG1 : out std_logic
         end component;
         component Moore_SM IS Port
                       enable,rst_n, clk : IN std_logic;
night,reduced : IN std_logic;--night mode and reduced systems mode
EW_button, NS_button : IN std_logic;
EW_clear, NS_clear : out std_logic;
46
47
```

```
cur_val : out std_logic_vector(3 downto 0)
48
49
50
51
52
53
54
55
56
57
58
59
                end component;
              component Decoder is port (
   state : in std_logic_vector(3 downto 0);
   clken5 : in std_logic;
   clken1 : in std_logic;
   NS_Decoded : out std_logic_vector(6 downto 0);
   EW_Decoded : out std_logic_vector(6 downto 0);
        end component;
60
               61
62
63
64
65
               rst_n : in std_logic;
data_out : out std_logic
66
67
                end component;
68
69
                component InputLatch is port (
                                   : in std_logic;
: in std_logic;
70
               data_in
71
72
73
74
75
76
77
78
               clear
               clk : in std_logic;
enable : in std_logic;
rst_n : in std_logic;
data_out : out std_logic
               );
               end component;
79
80
               CONSTANT SIM
                                                                 : boolean :=FALSE;
81
                                                              : integer := 25000000; -- modulo count for 1Hz cycle generator 1 with 50Mhz clocking input
: integer := 5000000; -- modulo count for 5Hz cycle generator 2 with 50Mhz clocking input
-- modulo count for cycle generator 1 during simulation
-- modulo count for cycle generator 2 during simulation
82
               CONSTANT CNTR1_modulo
83
               CONSTANT CNTR2_modulo
               CONSTANT CNTR1_modulo_sim
84
85
               CONSTANT CNTR2_modulo_sim
86
87
88
               SIGNAL CNTR1_modulo_value
SIGNAL CNTR2_modulo_value
                                                                                                                     -- modulo count for cycle generator 1
-- modulo count for cycle generator 2
                                                                    : integer ;
: integer ;
89
90
               SIGNAL clken1,clken2
                                                                     : STD_LOGIC;
                                                                                                                      -- clock enables 1 & 2
91
92
                                                                                                                      -- strobes 1 & 2 with each one being 50% Duty Cycle
                SIGNAL strobe1, strobe2
                                                                     : std_logic;
```

```
SIGNAL NS_clear, EW_clear
SIGNAL syncInput1, syncInput2
SIGNAL pbout1, pbout2
SIGNAL cur_state
SIGNAL seg7_A, seg7_B
SIGNAL pb_bar0, pb_bar1
SIGNAL pb_bar0, pb_bar1
                                                                                                 : std_logic;
: std_logic;
:std_logic;
:std_logic;
:std_logic_vector(3 downto 0); --Holds current state output from Moore_SM
: STD_LOGIC_VECTOR(6 downto 0); -- signals for inputs into seg7_mux.
:std_logic;
:std_logic;
                                                                                                                                                                                         -- - - - ..... ---. -... --... -... -...
93
94
95
96
97
98
99
100
102
103
104
                 BEGIN
105
                 MODULO_1_SELECTION: CnTR1_modulo_value <= CNTR1_modulo when SIM = FALSE else CNTR1_modulo_sim;
107
108
109
110
111
112
                 MODULO_2_SELECTION: CNTR2_modulo_value <= CNTR2_modulo when SIM = FALSE else CNTR2_modulo_sim;
113
114
115
                   -- Component Hook-up:
               --- Component Hook-up;
pb_bar0 <= NOT(pb(0));
pb_bar1 <=NOT(pb(1));
--1 Hz and 5 Hz cycle generators
GEN1: cycle_generator port map(clkin_50, rst_n, CNTR1_modulo_value, strobe1, clken1);
GEN2: cycle_generator port map(clkin_50, rst_n, CNTR2_modulo_value, strobe2, clken2);
117
118
119
120
121
122
123
                --push button inputs
INST1: Sync port map(pb_bar0,clkin_50,rst_n,syncInput1);
--saves the last pb input until cleared
INST2: InputLatch port map(syncInput1, EW_clear, clkin_50, clken2,rst_n,pbout1);--ADD CLEAR FROM MOORE
124
125
126
127
128
129
130
131
132
                --same but for pb[1]
INST3: Sync port map(pb_bar1,clkin_50,rst_n,syncInput2);
INST4: InputLatch port map(syncInput2, NS_clear, clkin_50, clken2,rst_n,pbout2);--ADD CLEAR FROM MOORE
                --synchronizes the switch input with the clock
INST5: Sync port map(sw(0),clkin_50,rst_n,night );
INST6: Sync port map(sw(1),clkin_50,rst_n, reduced);
               --instantiate the moore_sm, the decoder, and the seven segment display
INST7: Moore_SM port map(clken1,rst_n, clkin_50, night, reduced, pbout1,pbout2,Ew_clear, NS_clear, cur_state);--Takes input full-cycle 1 Hz clock so the Moore_SM updates every 1 second
INST8: Decoder port map (cur_state,strobe2,strobe1, seg7_A,seg7_B);--Takes the current state from the Moore_SM to decode into the appropriate light signal
INST9: segment7_mux port map (clkin_50, seg7_B,seg7_A,seg7_data, seg7_char2, seg7_char1);
133
134
135
136
137
138
139
140
141
142
143
144
145
146
                  leds(1 downto 0) <= Strobe1 & Strobe2;</pre>
                -leds(3 downto 2) <= clken1 & clken2;
leds(7) <= pbout1 OR pbout2;
leds(6) <= night OR reduced;
leds(5 downto 2) <= cur_state;
               LEND SimpleCircuit;
```

MOORE SM VHDL

```
library ieee;
use ieee.std_logic_1164.all;
         use ieee.numeric_std.all;
 5 6 7 8 9
       □Entity Moore_SM IS Port
       □(
              enable,rst_n, clk : IN std_logic;--Enable from the 1hz clock, and clk from 50MHz clock night,reduced : IN std_logic;--night mode and reduced systems mode EW_button, NS_button : IN std_logic; EW_clear, NS_clear : out std_logic; cur_val : out std_logic,yector(3 downto 0)
11123456678901123445678904443445678905555555555567890
         -);
end Moore_SM;
       □Architecture MSM of Moore_SM is
            TYPE STATE_NAMES IS (50, S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S11, S12, S13, S14, S15, S16, S17); -- list all the STATES
            SIGNAL current_state, next_state : STATE_NAMES; -- signals of type STATE_NAMES signal compareRes: std_logic_vector (2 downto 0); --Groups the output of the comparator (A>B,A=B,A<B) signal decoded: std_logic_vector (3 downto 0);
       BEGIN
            --State Machine:
       =-- REGISTER LOGIC PROCESS
        -- add clock and any related inputs for state machine register section into Sensitivity List
       Register_Section: PROCESS ( rst_n, clk,enable, next_state) -- this process synchronizes the activity to a clock
      BEGIN

IF (rst_n = '0') THEN
             r (ISL_N = 0) THEN
current_state <= 50;
ELSIF( rising_edge(clk) and enable = '1') THEN
current_state <= next_state;
ELSE
      上日十日
         current_state <= current_state;
    END IF;
END PROCESS;</pre>
      - TRANSTION LOGIC PROCESS (to be combinational only)
-- add all transition inputs for state machine into Transition section Sensitivity List
-- make sure that all conditional statement options are complete otherwise VHDL will infer LATCHES.
--INSTI: compx4 port map(target(3 downto 0),decoded(3 downto 0),compareRes(2 downto 0)); --target>decoded, target=decoded, target< decoded: determine if we need to count down, up, or hold
       Transition_Section: PROCESS (current_state,enable)
      BEGIN
```

```
=-- increments everystate when the clken1 is high
|-- when pb[0] is pressed states 0 to 4 will skip forward to state 6, or if pb[1] is pressed, states 8 to 12 skip forward to state 14
          --when switch 0 or 1 are on, it either state 7 or 15 will skip to their respective hold states 16 and 17 until both switches are off
 63
 64
               CASE current_state IS
 65
                    WHEN 50 =>
                   NS_clear <= '0';

IF( enable = '1') THEN

IF(EW_button = '1') THEN
 66
 67
       68
       ⋳
 69
                               next_state <= 56;
       占
 70
71
                           ELSE
                              next_state <= 51;
 72
                           END IF;
 73
                       ELSE
 74
75
76
                           next_state <= 50;
                       END IF;
                    WHEN 51 =>
 77
78
79
80
                       IF( enable = '1') THEN
   IF(EW_button = '1') THEN
       日十日
                               next_state <= 56;
                           ELSE
 81
                              next_state <= S2;
 82
                           END IF;
 83
       84
                           next_state <= 51;</pre>
 85
                       END IF;
 86
                    WHEN 52 =>
                       IF( enable = '1') THEN
   IF(EW_button = '1') THEN
 87
88
       -00十回
 89
                               next_state <= 56;
 90
                           ELSE
 91
                               next_state <= 53;
 92
93
                           END IF;
       ELSE
 94
95
                           next_state <= 52;
                       END IF:
 96
                    WHEN 53 =>
 97
       白日十日
                       IF( enable = '1') THEN
   IF(EW_button = '1') THEN
 98
 99
                               next_state <= 56;
100
                           ELSE
101
                               next_state <= 54;
102
                           END IF;
       103
                        ELSE
104
                           next_state <= S3;
                        END IF:
106
                    WHEN 54 =>
                       IF( enable = '1') THEN
   IF(EW_button = '1') THEN
107
       108
       日上
109
110
                               next_state <= 56;
111
                               next_state <= 55;
                           END IF;
112
113
       ڧ
                       ELSE
114
115
                           next_state <= 54;
                        END IF;
116
                    WHEN 55 =>
       白十日
117
                       IF( enable = '1') THEN
118
                           next_state <= 56;
119
120
                           next_state <= 55;
```

```
121
122
                      END IF;
                  WHEN 56 =>
      123
                      IF( enable = '1') THEN
                         IF(EW_button = '1') THEN
EW_clear <= '1';</pre>
124
      125
126
                         END IF:
127
                         next_state <= 57;
      128
                      ELSE
129
                         next_state <= 56;
                     END IF;
130
131
                  WHEN 57 =>
                     EW_Clear <= '0';
IF( enable = '1') THEN
    IF(reduced = '1') THEN</pre>
132
133
      134
      十日十日
                         next_state <= 517;
ELSIF (night = '1') THEN
135
136
137
                            next_state <= 516;
138
                         ELSE
139
      next_state <= 58;
140
                         END IF;
141
                      ELSE
142
                         next_state <= 57;
143
                      END IF;
144
                  WHEN 58 =>
                      IF( enable = '1') THEN
145
      146
                         IF(NS_button = '1') THEN
      占
147
                            next_state <= 514;
148
                         ELSE
149
      next_state <= 59;
150
                         END IF;
151
                      ELSE
152
                         next_state <= 58;
153
      100
                      END IF;
154
                  WHEN 59 =>
                      IF( enable = '1') THEN
    IF(NS_button = '1') THEN
155
156
      占
157
                            next_state <= 514;
158
                         ELSE
159
                            next_state <= 510;
      1
160
                         END IF;
161
                      ELSE
162
                         next_state <= 59;
163
                     END IF;
164
                  WHEN 510 =>
165
      IF( enable = '1') THEN
      回上回
                         IF(NS_button = '1') THEN
166
167
                            next_state <= 514;
168
                         ELSE
169
                            next_state <= 511;
      1
170
                         END IF;
171
                      ELSE
172
                         next_state <= 510;
                     END IF;
173
174
                  WHEN 511 =>
175
                     IF( enable = '1') THEN
      ڧ
      回上回
176
                         IF(NS_button = '1') THEN
177
                            next_state <= 514;
178
                         ELSE
179
                            next_state <= 512;
180
                         END IF;
```

```
181
      ELSE
182
                         next_state <= 511;
183
                     END IF;
184
                  WHEN 512 =>
                     IF( enable = '1') THEN
185
      IF(NS_button = '1') THEN
186
      187
      占
                            next_state <= 514;
188
                         ELSE
189
                            next_state <= 513;
190
                         END IF;
      191
                     ELSE
192
                         next_state <= S12;
193
                     END IF;
194
                  WHEN 513 =>
                     IF( enable = '1') THEN
195
      196
                         next_state <= 514;
197
                      ELSE
198
                         next_state <= S13;
199
                     END IF;
200
                  WHEN 514 =>
                      IF( enable = '1') THEN
201
      202
      占
                         next_state <= S15;
203
                     ELSE
204
                         next_state <= 514;
205
                     END IF;
206
                  WHEN 515 =>
207
                     IF( enable = '1') THEN
                         IF(NS_button = '1') THEN
    NS_clear <= '1';</pre>
208
      209
210
211
                         END IF;
      IF(reduced = '1') THEN
      F
212
                         next_state <= 517;
ELSIF (night = '1') THEN
213
214
      占
                            next_state <= 516;
215
                         ELSE
216
                            next_state <= 50;
217
218
219
220
221
                         END IF;
      ELSE
                         next_state <= S15;
                     END IF;
                  WHEN 516 =>
222
                     IF(reduced = '1') THEN
                     next_state <= S17;
ELSIF(night = '0') THEN
223
      占
224
225
                         next_state <= 56;
226
                      ELSE
227
228
229
                         next_state<=516;
                     END IF;
                  WHEN 517 =>
230
231
                     IF(reduced = '0') THEN
    IF(night = '1') THEN
      ᆸ
      232
      上
                            next_state <= 516;
233
                         ELSE
234
                            next_state <= 56;
235
                         END IF;
236
                     ELSE
237
238
239
                         next_state <= S17;
                     END IF;
                  WHEN others =>
240
                     next_state <= 50;
```

```
241
242
                                   END CASE;
                      END PROCESS;
243
244
245
246
247
248
249
                   --Decoder to convert the decimal state into binary

Decoder_Section: with Current_State select

decoded <= "00000" when S0,

"0001" when S1,

"0010" when S2,

"0011" when S3,

"0100" when S4,

"0101" when S5,

"0110" when S6,

"0111" when S7,

"1000" when S8,

"1001" when S9,

"1001" when S10,

"1011" when S11,

"1011" when S12,--state 12 and 13 are replaced with states 16 and 17 since the state's out put is the same.

"1011" when S13,

"1110" when S14,

"1111" when S15,

"1100" when S16,--replaces state 12

"1101" when S17,--replaces state 13

"0000" when others;
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
                   cur_val <= decoded; --Output the current state to be displayed on the 7 segment
269
270
                LEND ARCHITECTURE MSM;
271
```

DECODER VHDL

```
library ieee;
use ieee.std_logic_1164.all;
  3
            use ieee.numeric_std.all;
  6
       □ entity Decoder is port (

state : in std_logic_vector(3 downto 0);
clken5 : in std_logic;
clken1 : in std_logic;
NS_Decoded : out std_logic_vector(6 downto 0);
EW_Decoded : out std_logic_vector(6 downto 0)
 8
  9
10
11
12
13
14
15
          end Decoder;
16
17
         □architecture Behavioral of Decoder is
         | Signal NS : std_logic_vector(6 downto 0);
| Signal NS_Strobe :std_logic_vector(6 downto 0);
| Signal EW : std_logic_vector(6 downto 0);
| Signal EW_Strobe :std_logic_vector(6 downto 0);
18
19
20
22
23
24
25
         □begin
26
                      NS_Decoded <= NS OR NS_Strobe;
27
                      EW_Decoded <= EW OR EW_Strobe;</pre>
28
29
                 --Based on the current state, set the 7 segment for NS and EW accordingly, except for the flashing state
30
                 with state select
                                                                 --GFEDCBA
                                                             --GFELLBA
<="0001000" when "0010",
    "0001000" when "0011",
    "0001000" when "0100",
    "0001000" when "0101",
    "0001000" when "0101",</pre>
31
                      NS
                                                                                                                                                       +---- a ----+
32
                                                                                                                        [4
[5
[6
33
34
35
                                                                   "1000000" when "0110"
                                                                   "1000000" when "0110",
"10000001" when "11000",
"0000001" when "1001",
"0000001" when "1010",
"0000001" when "1011",
"0001000" when "1100",
36
37
                                                                                                                        [8]
                                                                                                                  --
                                                                                             "1000",
"1001",
"1010",
"1011",
38
                                                                                                                        9
                                                                                                                  --
39
                                                                                                                        [A
[b
40
41
                                                                                                                  --
                                                                                                                         C
42
                                                                                                                        d
                                                                   "0000001" when "1110", "0000001" when "1111",
43
                                                                                                                        [E
                                                                                                                                        +---- d ----+
                                                                                                                  --
44
                                                                                                                        [F
45
                                                                   "0000000" when others:
46
                                                     47
                 with state select
48
                                                                                                                            [0]
49
50
51
                                                                                                                 --
                                                                                                                       [4]
[5]
[6]
52
53
                                                                   "0000001" when "0110",
54
55
                                                                   "0000001" when "0111",
56
57
                                                                   "0001000" when "1010",
"0001000" when "1011",
"0000001" when "1100",
58
59
                                                                                                                       [A]
60
```

```
61
62
63
64
             65
66
       ᆸ
              begin
--If the clock is high then check if it's in the strobe state
--checks the state, if it's in a state that requires strobing based off either the 5hz or the 1hz strobe depending on what the state requires
67
68
69
70
71
72
73
74
75
                       IF(state = "0000" or state = "0001") THEN
IF (clken5 = '1') THEN
    NS_Strobe <= "0001000";</pre>
       日十日
                                 NS_Strobe <= "0000000";
76
77
78
                            END IF;
       ELSIF (state = "1000" or state = "1001") THEN
IF (clken5 = '1') THEN
EW_Strobe<="0001000";
79
       占
80
81
                            ELSE
                                 EW_Strobe <= "0000000";
                       EW_Strobe <= 0000000;

END IF;

ELSIF(state = "1101") THEN

IF(clken1 = '1') THEN

NS_Strobe <= "1000000";

EW_Strobe<="0000001";
82
83
84
85
       86
87
                            ELSE
                                 NS_Strobe <= "0000000";
EW_Strobe<="0000000";
88
89
90
91
                            END IF;
                        ELSE
92
93
                            NS_Strobe <= "0000000";
EW_Strobe<="0000000";
94
                        END IF;
95
96
              end process;
97
98
          end architecture Behavioral;
```

SYNCHRONIZER VHDL

CYCLE GENERATOR VHDL

```
LIBRARY ieee;
        USE ieee.std_logic_1164.ALL;
 2 3
        USE ieee.numeric_std.ALL;
 4
      ⊟Entity cycle_generator IS port (
| clkin : in
 5
                                        : in std_logic;
: in std_logic;
 6
                    rst_n
 8 9
                                         : in integer;
                    modulo
                                         : out std_Togic;
                    strobe_out
10
                    full_cycle_out : out std_logic
11
12
       end entity;
13
14
      ☐ARCHITECTURE counter OF cycle_generator IS
15
16
17
            SIGNAL bin_counter
                                                    : UNSIGNED(31 DOWNTO 0);
            SIGNAL terminal_count
                                                    : std_logic;
18
            SIGNAL half_cycle, full_cycle
                                                   : std_logic;
19
            SIGNAL strobe
                                                    : std_logic;
21
           BEGIN
22
23
24
25
26
27
28
            half_cycle <= terminal_count;
            full_cycle_out <= full_cycle;
            strobe_out <= strobe;
      MODULO_COUNTING: PROCESS(clkin, rst_n) IS
29
30
            BEGIN
31
32
33
34
35
              IF (rst_n = '0') THEN
      ⊟
                  bin_counter <= to_unsigned(modulo,32);
terminal_count <= '0';</pre>
      ELSIF (rising_edge(clkin)) THEN
                                                                       -- binary counter decrements on rising clock edge.
36
37
38
                   IF(bin_counter = 0) THEN
                                                                       -- when bin_counter reaches 0
                      bin_counter <= to_unsigned(modulo,32); -- reload the (converted integer to 32 bit unsigned signal type) modulo value terminal_count <= '1'; -- and output a terminal_count_signal_
39
40
41
42
                       bin_counter <= bin_counter - 1;
43
                      terminal_count <= '0';
44
                   END IF:
              ELSE
46
                   bin_counter <= bin_counter;
47
                   terminal_count <= terminal_count;
48
49
              END IF;
50
51
52
            END PROCESS:
53
54
55
      □Strobe_gen: PROCESS(clkin, rst_n) IS
                                                               -- Strobe is with 50% duty cycle
           --the strobe is toggled based on every half cycle

IF(rst_n = '0') THEN
    strobe <= '0';

ELSIF(rising_edge(clkin)) THEN
    IF(terminal_count = '1') THEN
56
      ᆸ
57
      F
58
59
      60
                   strobe <= not(strobe);
```

```
61
62
63
64
65
66
67
68
69
70
77
77
77
77
80
81
82
83
84
85
                  END IF;
             ELSE
                 strobe <= strobe;
             END IF;
END PROCESS;
       □CLKEN_GEN: PROCESS(clkin, rst_n) IS
                                                                          -- full_cycle is one "clkin" cycle in duration and occure once for every two occurrences of half_cycle
             BEGIN
--toggles full cycle when rising edge of the input clock and the terminal count being 1, on the next cycle the toggle is set back to 0
IF(rst_n = '0') THEN
full_cycle <= '0';
ELSIF(rising_edge(clkin)) THEN
IF(strobe = '0' and terminal_count = '1') THEN
full_cycle <= '1';
             BEGIN
       0-100-10
                 full_cycle <= '0';
                  END IF;
             ELSE
                  full_cycle<=full_cycle;
             END IF;
END PROCESS;
             END Architecture;
86
```

LATCH VHDL

```
library ieee;
use ieee.std_logic_1164.all;
 1 2 3
       use ieee.numeric_std.all;
 4
 5 6 7
     : in std_logic;
           clear
 8
                           : in std_logic;
           c1k
 9
           enable |
                            : in std_logic;
10
                         : in std_logic;
: out std_logic
           rst_n
11
           data_out
12
13
      end InputLatch;
14
15
     □architecture arch of InputLatch is
16
      signal DFF_Out : std_logic;
17
      signal DFF_IN : std_logic;
18
19
     ⊟begin
      --holds the signal from either of the push buttons until the it recieves the clear signal from the statemachine


DFF_IN <= NOT(clear) AND (data_in OR DFF_Out);
20
21
22
23
24
25
     0-0-0
           DFF: Process (rst_n, clk,DFF_IN, enable)
           begin
              if(rst_n = '0' or clear = '1') THEN

DFF_Out <= '0';
elsif (rising_edge(clk) and enable = '1') THEN
26
27
28
                  DFF_Out <= DFF_IN;
29
30
                  DFF_Out <= DFF_Out;
31
              end if:
32
           end process;
           data_out <= DFF_Out;
34
35
       end architecture arch;
```


D-FLIPFLOP VHDL

```
library ieee;
use ieee.std_logic_1164.all;
 1 2 3 4
       use ieee.numeric_std.all;
     ⊟entity DFlipFlop is port (
| data_In : in std_logic;
 5
 7
                        : in std_logic;
          clock
 8
                        : in std_logic;
          rst_n
 9
                        : out std_logic
          data_Out
10
      -);
      end DFlipFlop;
11
12
     □architecture arch of DFlipFlop is
13
14
          signal currData : std_logic;
15
     □ begin
     | -- on the rising edge of the clock it outputs the input signal, or holds it otherwise
16
          logic: Process (rst_n, clock, data_In)
17
     ]—————
18
          begin
             if(rst_n = '0') THEN currData <= '0';
19
20
21
22
23
              elsif (rising_edge(clock)) THEN
                 currData <= data_In;
              else
24
                 currData <= currData;
25
              end if:
26
27
28
29
          end process;
          data_Out <= currData;</pre>
30
       end architecture arch;
```

PART A SIMULATION



PART B,C,D STATE DIAGRAM



Any arrow circled in red is part C, blue is part D and anything uncircled is part B.