


# **CCD** area image sensor



S7030/S7031 series

# **Back-thinned FFT-CCD**

The S7030/S7031 series is a family of FFT-CCD image sensors specifically designed for low-light-level detection in scientific applications. By using the binning operation, the S7030/S7031 series can be used as a linear image sensor having a long aperture in the direction of the device length. This makes the S7030/S7031 series suited for use in spectrophotometry. The binning operation offers significant improvement in S/N and signal processing speed compared with conventional methods by which signals are digitally added by an external circuit. The S7030/S7031 series have low noise, low dark current and wide dynamic range, and long integration time enables to detect low-level light.

The S7030/S7031 series has an effective pixel size of  $24 \times 24 \, \mu m$  and is available in image areas ranging from 12.288 (H)  $\times$  1.392 (V) mm<sup>2</sup> (512  $\times$  58 pixels) up to a large image area of 24.576 (H)  $\times$  2.928 (V) mm<sup>2</sup> (1024  $\times$  250 pixels).

#### Features

- Non-cooled type: S7030 series
  - One-stage TE-cooled type: S7031 series
- → Pixel size: 24 × 24 µm
- Line, pixel binning
- ☐ Greater than 90% quantum efficiency at peak sensitivity wavelength
- → Wide spectral response range
- Low readout noise
- → Wide dynamic range
- MPP operation
- High UV sensitivity with good stability

### Applications

- **■** Fluorescence spectrometer, ICP
- → Industrial inspection
- Semiconductor inspection
- **DNA** sequencer
- Low-light-level detection

#### Selection guide

Type no.	Cooling Number of total pixels		Number of effective	Image size	Suitable multichannel
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		Transcer or code: pintolo	pixels	$[mm (H) \times mm (V)]$	detector head
S7030-0906		532 × 64	512 × 58	12.288 × 1.392	
S7030-0907	Non-cooled	532 × 128	512 × 122	12.288 × 2.928	C7040
S7030-1006		1044 × 64	1024 × 58	24.576 × 1.392	C/040
S7030-1007		1044 × 128	1024 × 122	24.576 × 2.928	
S7031-0906S		532 × 64	512 × 58	12.288 × 1.392	
S7031-0907S	One-stage TE-cooled	532 × 128	512 × 122	12.288 × 2.928	C7041
S7031-1006S		1044 × 64	1024 × 58	24.576 × 1.392	C/041
S7031-1007S		1044 × 128	1024 × 122	24.576 × 2.928	

Note: Two-stage TE-cooled type (\$7032-1006/-1007) is available upon request (made-to-order product).

#### Structure

Parameter	S7030 series	S7031 series		
Pixel size (H × V)	24 × 24 μm			
Vertical clock phase	2 ph	ases		
Horizontal clock phase	2 phases			
Output circuit	One-stage MOSFE	T source follower		
Package	24-pin ceramic DIP (refer to dimensional outlines)			
Window*1	Quartz glass*2	AR-coated sapphire*3		

<sup>\*1:</sup> Temporary window type (ex. S7030-0906N) is available upon request.

# **■** Absolute maximum ratings (Ta=25 °C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Operating temperature*4	Topr	-50	-	+50	°C
Storage temperature	Tstg	-50	-	+70	°C
Output transistor drain voltage	Vod	-0.5	-	+25	V
Reset drain voltage	VRD	-0.5	-	+18	V
Vertical input source voltage	Visv	-0.5	-	+18	V
Horizontal input source voltage	VISH	-0.5	-	+18	V
Vertical input gate voltage	VIG1V, VIG2V	-10	-	+15	V
Horizontal input gate voltage	VIG1H, VIG2H	-10	-	+15	V
Summing gate voltage	Vsg	-10	-	+15	V
Output gate voltage	Vog	-10	-	+15	V
Reset gate voltage	VRG	-10	-	+15	V
Transfer gate voltage	VTG	-10	-	+15	V
Vertical shift register clock voltage	VP1V, VP2V	-10	-	+15	V
Horizontal shift register clock voltage	VP1H, VP2H	-10	-	+15	V

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.

# **→** Operating conditions (MPP mode, Ta=25 °C)

Parameter		Symbol	Min.	Тур.	Max.	Unit	
Output transisto	r drain voltage		Vod	18	20	22	V
Reset drain volta	age		Vrd	11.5	12	12.5	V
Output gate volt	tage		Vog	1	3	5	V
Substrate voltag	je		Vss	-	0	-	V
	vertical input source	e	Visv	-	Vrd	-	V
Tost point	horizontal input so	urce	VISH	-	Vrd	-	V
Test point	vertical input gate		VIG1V, VIG2V	-9	-8	-	V
	horizontal input ga	te	VIG1H, VIG2H	-9	-8	-	V
Vortical shift ros	ister clock voltage	High	VP1VH, VP2VH	4	6	8	V
vertical Still reg	ister clock voitage	Low	VP1VL, VP2VL	-9	-8	-7	V
Horizontal chift r	egister clock voltage	High	VP1HH, VP2HH	4	6	8	V
- I O I ZO I Lai Si ii Li	egister clock voltage	Low	VP1HL, VP2HL	-9	-8	-7	V
Cumming gates	voltago	High	Vsgh	4	6	8	V
Summing gate v	roitage	Low	Vsgl	-9	-8	-7	V
Reset gate voltage		High	Vrgh	4	6	8	V
		Low	VRGL	-9	-8	-7	V
Transfer date voltage		High	<b>V</b> TGH	4	6	8	V
		Low	VTGL	-9	-8	-7	V
External load re	sistance		RL	20	22	24	kΩ



<sup>\*2:</sup> Resing sealing

<sup>\*3:</sup> Hermetic sealing

<sup>\*4:</sup> Package temperature (S7030 series), chip temperature (S7031 series)

#### **➡** Electrical characteristics (Ta=25 °C)

Parameter		Symbol	Min.	Тур.	Max.	Unit
Signal output frequency		fc	-	0.25	1	MHz
Vautiant shift wasistay	S703*-0906		-	750	-	
Vertical shift register capacitance	S703*-0907/-1006	CP1V, CP2V	-	1500	-	pF
capacitance	S703*-1007		-	3000	-	
Horizontal shift register	S703*-0906/-0907	СР1Н, СР2Н		110		pF
capacitance	S703*-1006/-1007	CPIH, CPZH	_	180	-	
Summing gate capacitance	Summing gate capacitance		-	30	-	pF
Reset gate capacitance		Crg	-	30	-	pF
Transfer gate canacitance	S703*-0906/-0907	CTC		55		nE
Transfer gate capacitance	S703*-1006/-1007	Стс	_	75	-	pF
Charge transfer efficiency*5		CTE	0.99995	0.99999	-	-
DC output level*6		Vout	14	16	18	V
Output impedance*6		Zo	-	3	4	kΩ
Power consumption*6 *7		Р	-	13	14	mW

<sup>\*5:</sup> Charge transfer efficiency per pixel, measured at half of the full well capacity

#### **■** Electrical and optical characteristics (Ta=25 °C, unless otherwise noted)

	Parameter		Symbol	Min.	Тур.	Max.	Unit	
Saturation outp	ut voltage		Vsat	-	Fw × CE	-	V	
Full well capacit	V	ertical	Fw	240	320	-	ke-	
Full well capacit	H	orizontal*8	ΓW	800	1000	-	Ke	
Conversion effic	ciency		CE	1.8	2.2	-	μV/e⁻	
Dark current*9	2	5 °C	DS	-	100	1000		
(MPP mode)	PP mode) 0 °C		טט	-	10	100	e <sup>-</sup> /pixel/s	
Readout noise*	10		Nread	-	8	16	e⁻ rms	
Dynamic range	, <sub>11</sub> Li	ne binning	D	50000	125000	-	-	
Dynamic range	A	rea scanning	Drange	15000	40000	-	-	
Photoresponse	nonuniformity	*12	PRNU	-	±3	±10	%	
Spectral respon	se range		λ	-	200 to 1100	-	nm	
Point defect*13		White spots		-	-	0	-	
	Point delect	Black spots		-	-	10	-	
Blemish Cluster defe				-	-	3	-	
	Column defect*			-	-	0	-	

<sup>\*8:</sup> The linearity is  $\pm 1.5\%$ .

Photo Response Non-Uniformity (PRNU) =  $\frac{\text{Fixed pattern noise (peak to peak)}}{\text{Signal}} \times 100 \text{ [%]}$ 

#### \*13: White spots

Pixels whose dark current is higher than 1 ke<sup>-</sup> after one-second integration at 0 °C.

Black spots

Pixels whose sensitivity is lower than one-half of the average pixel output. (measured with uniform light producing one-half of the saturation charge)

\*14: 2 to 9 contiguous defective pixels

\*15: 10 or more contiguous defective pixels



<sup>\*6:</sup> The values depend on the load resistance. (Typical, VoD=20 V, Load resistance=22 k $\Omega$ )

<sup>\*7:</sup> Power consumption of the on-chip amplifier plus load resistance


<sup>\*9:</sup> Dark current nearly doubles for every 5 to 7 °C increase in temperature.

<sup>\*10:</sup> Measured with a HAMAMATSU C4880 digital CCD camera with a CDS circuit (sensor temperature: -40 °C, operating frequency: 150 kHz)

<sup>\*11:</sup> Dynamic range = Full well capacity / Readout noise


<sup>\*12:</sup> Measured at one-half of the saturation output (full well capacity) using LED light (peak emission wavelength: 560 nm)

# Spectral response (without window)\*16




\*16: Spectral response with quartz glass or AR-coated sapphire is decreased according to the spectral transmittance characteristic of window material.


#### Spectral transmittance characteristics



#### **►** Dark current vs. temperature




#### Device structure (conceptual drawing of top view)



Note: When viewed from the direction of the incident light, the horizontal shift register is covered with a thick silicon layer (dead layer). However, long-wavelength light passes through the silicon dead layer and may possibly be detected by the horizontal shift register. To prevent this, provide light shield on that area as needed.


KMPDC0016ED

#### **Timing chart**



	Parameter		Symbol	Min.	Тур.	Max.	Unit
	S703*-0906			1.5	2	-	
P1V, P2V, TG* <sup>17</sup>	Pulse width	S703*-0907/-1006	Tpwv	3	4	-	μs
P1V, P2V, 1G		S703*-1007		6	8	-	
	Rise and fall	time	Tprv, Tpfv	10	-	-	ns
	Pulse width		Tpwh	500	2000	-	ns
P1H, P2H* <sup>17</sup>	P1H, P2H*17 Rise and fall time		Tprh, Tpfh	10	-	-	ns
	Duty ratio		-	-	50	-	%
	Pulse width		Tpws	500	2000	-	ns
SG	Rise and fall	l time	Tprs, Tpfs	10	-	-	ns
Duty ratio		-	-	50	-	%	
RG Pulse width		Tpwr	100	-	-	ns	
RG	Rise and fall time		Tprr, Tpfr	5	-	-	ns
TG – P1H	Overlap time	e	Tovr	3	-	-	μs

 $<sup>^{\</sup>star}17:$  Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.





	Parameter	•	Symbol	Min.	Тур.	Max.	Unit
	S703*-0906			1.5	2	-	
P1V, P2V, TG*18	Pulse width	S703*-0907/-1006	Tpwv	3	4	-	μs
P1V, P2V, 1G		S703*-1007		6	8	-	
	Rise and fall	l time	Tprv, Tpfv	10	-	-	ns
	Pulse width		Tpwh	500	2000	-	ns
P1H, P2H*18	P1H, P2H*18 Rise and fall time		Tprh, Tpfh	10	-	-	ns
	Duty ratio		-	-	50	-	%
	Pulse width		Tpws	500	2000	-	ns
SG	Rise and fall	l time	Tprs, Tpfs	10	-	-	ns
Duty ratio		-	-	50	-	%	
RG Pulse width		Tpwr	100	-	-	ns	
Rise and fall time		Tprr, Tpfr	5	-	-	ns	
TG – P1H	Overlap time	е	Tovr	3	-	-	μs

<sup>\*18:</sup> Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.

#### Dimensional outline (unit: mm)

#### S7030-0906/-0907







\* Size of window that guarantees the transmittance in the "Spectral transmittance characteristics" graph

KMPDA0046EF

#### S7030-1006/-1007







\* Size of window that guarantees the transmittance in the "Spectral transmittance characteristics" graph

KMPDA0047EG

#### S7031-0906S/-0907S






\* Size of window that guarantees the transmittance in the "Spectral transmittance characteristics" graph

KMPDA0048EH



#### S7031-1006S/-1007S



<sup>\*</sup> Size of window that guarantees the transmittance in the "Spectral transmittance characteristics" graph

KMPDA0049E

#### - Pin connections

Din no	S7030 series			S7031 series	Remark
Pin no.	Symbol	Function	Symbol	Function	(standard operation)
1	RD	Reset drain	RD	Reset drain	+12 V
2	OS	Output transistor source	OS	Output transistor source	RL=22 kΩ
3	OD	Output transistor drain	OD	Output transistor drain	+20 V
4	OG	Output gate	OG	Output gate	+3 V
5	SG	Summing gate	SG	Summing gate	Same pulse as P2H
6	-		-		
7	-		-		
8	P2H	CCD horizontal register clock-2	P2H	CCD horizontal register clock-2	
9	P1H	CCD horizontal register clock-1	P1H	CCD horizontal register clock-1	
10	IG2H	Test point (horizontal input gate-2)	IG2H	Test point (horizontal input gate-2)	-8 V
11	IG1H	Test point (horizontal input gate-1)	IG1H	Test point (horizontal input gate-1)	-8 V
12	ISH	Test point (horizontal input source)	ISH	Test point (horizontal input source)	Connect to RD
13	TG*19	Transfer gate	TG*19	Transfer gate	Same pulse as P2V
14	P2V	CCD vertical register clock-2	P2V	CCD vertical register clock-2	
15	P1V	CCD vertical register clock-1	P1V	CCD vertical register clock-1	
16	-		Th1	Thermistor	
17	-		Th2	Thermistor	
18	-		P-	TE-cooler-	
19	-		P+	TE-cooler+	
20	SS	Substrate (GND)	SS	Substrate (GND)	GND
21	ISV	Test point (vertical input source)	ISV	Test point (vertical input source)	Connect to RD
22	IG2V	Test point (vertical input gate-2)	IG2V	Test point (vertical input gate-2)	-8 V
23	IG1V	Test point (vertical input gate-1)	IG1V	Test point (vertical input gate-1)	-8 V
24	RG	Reset gate	RG	Reset gate	

<sup>\*19:</sup> Isolation gate between vertical register and horizontal register. In standard operation, TG should be applied the same pulse as P2V.





#### Specifications of built-in TE-cooler (Typ. vacuum condition)

Parameter	Symbol	Condition	S7031-0906S/-0907S	S7031-1006S/-1007S	Unit
Internal resistance	Rint	Ta=25 °C	2.5	1.2	Ω
Maximum current*20	Imax	Tc*21=Th*22=25 °C	1.5	3.0	Α
Maximum voltage	Vmax	Tc*21=Th*22=25 °C	3.8	3.6	V
Maximum heat absorption*23	Qmax		3.4	5.1	W
Maximum temperature of heat radiating side	-		70	70	°C

<sup>\*20:</sup> If the current greater than this value flows into the thermoelectric cooler, the heat absorption begins to decrease due to the Joule heat. It should be noted that this value is not the damage threshold value. To protect the thermoelectric cooler and maintain stable operation, the supply current should be less than 60% of this maximum current.

- \*21: Temperature of the cooling side of thermoelectric cooler
- \*22: Temperature of the heat radiating side of thermoelectric cooler
- \*23: This is a theoretical heat absorption level that offsets the temperature difference in the thermoelectric cooler when the maximum current is supplied to the unit.





#### Specifications of built-in temperature sensor

A thermistor chip is built in the same package with a CCD chip, and the CCD chip temperature can be monitored with it. A relation between the thermistor resistance and absolute temperature is expressed by the following equation.


 $RT1 = RT2 \times exp BT1/T2 (1/T1 - 1/T2)$ 

RT1: Resistance at absolute temperature T1 [K] RT2: Resistance at absolute temperature T2 [K]

BT1/T2: B constant [K]

The characteristics of the thermistor used are as follows.

R298=10 kΩ B298/323=3450 K



Temperature (K)

KMPDB0111EB



#### Precautions (electrostatic countermeasures)

- · Handle these sensors with bare hands or wearing cotton gloves. In addition, wear anti-static clothing or use a wrist band with an earth ring, in order to prevent electrostatic damage due to electrical charges from friction.
- · Avoid directly placing these sensors on a work-desk or work-bench that may carry an electrostatic charge.
- · Provide ground lines or ground connection with the work-floor, work-desk and work-bench to allow static electricity to discharge.
- · Ground the tools used to handle these sensors, such as tweezers and soldering irons.

It is not always necessary to provide all the electrostatic measures stated above. Implement these measures according to the amount of damage that occurs.

#### Element cooling/heating temperature incline rate

When cooling the CCD by an externally attached cooler, set the cooler operation so that the temperature gradient (rate of temperature change) for cooling or allowing the CCD to warm back is less than 5 K/minute.

#### - Related information

www.hamamatsu.com/sp/ssd/doc\_en.html

- Precautions
- · Disclaimer
- · Image sensors/Precautions
- Technical note
- · CCD image sensors

#### Multichannel detector heads C7040, C7041

#### Features

**C7040:** for S7030 series C7041: for S7031 series

- Area scanning or full line-binnng operation
- → Readout frequency: 250 kHz
- → Readout noise: 20 e⁻ rms
- $\blacksquare$   $\Delta T = 50$  °C ( $\Delta T$  changes by cooling method.)

Input	Symbol	Value
	V <sub>D1</sub>	+5 Vdc, 200 mA
	VA1+	+15 Vdc, +100 mA
	VA1-	-15 Vdc, -100 mA
Supply voltage	VA2	+24 Vdc, 30 mA
	VD2	+5 Vdc, 30 mA (C7041)
	Vp	+5 Vdc, 2.5 A (C7041)
	VF	+12 Vdc, 100 mA (C7041)
Master start	фms	HCMOS logic compatible
Master clock	фmc	HCMOS logic compatible, 1 MHz




#### Multichannel detector head controller C7557-01

#### Features

- For control of multichannel detector head and data acquisition
- Easy control and data acquisition using supplied software via USB interface



#### Connection example



Note: Shutter, etc. are not available.

KACCC0402FF

Information described in this material is current as of October 2023.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.

# MAMATSU

www.hamamatsu.com

HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81)53-434-3311, Fax: (81)53-434-5184

ILIZO-1 ICRIINO-CRO, HIGBSRI-KU, Hamamatsu City, 435-8558 Japan, Telephone: (1)908-231-0960, Fax: (1)908-231-1218

Germany: HAMAMATSU CORPORATION: 360 Foothill Road, Bridgewater, NJ 08807, U.S.A., Telephone: (1)908-231-0960, Fax: (1)908-231-1218

Germany: HAMAMATSU PHOTONICS DEUTSCHLAND GMBH: Arzbergerstr. 10, 82211 Herrsching am Ammersee, Germany, Telephone: (49)8152-375-0, Fax: (49)8152-265-8 E-mail: info@hamamatsu.de

France: HAMAMATSU PHOTONICS FRANCE S.A.R.L.: 19 Rue du Saule Trapu, Parc du Moulin de Massy, 91882 Massy Cedex, France; Telephone: (33)1 69 53 71 00, Fax: (33)1 69 53 71 10 E-mail: info@hamamatsu.df

United Kingdom: HAMAMATSU PHOTONICS UK LIMITED: 2 Howard Court, 10 Tewin Road, Welwyn Garden City, Hertfordshire, AL7 18W, UK, Telephone: (44)1707-2925777 E-mail: info@hamamatsu.co.uk

North Europe: HAMAMATSU PHOTONICS NORDEN AB: Torshamnsgatan 35, 16440 Kista, Sweden, Telephone: (46)8-509-031-00, Fax: (46)8-509-031-01 E-mail: info@hamamatsu.de

Taly: HAMAMATSU PHOTONICS (TAILA S.R.L.: Strada della Moia, 1 int. 6 20044 Arese (Milano), Italy, Telephone: (46)8-509-031-01 E-mail: info@hamamatsu.it

China: HAMAMATSU PHOTONICS (CHINA) CO., LTD.: 1201, Tower B, Jianning Center, 27 Dongsanhuan Bellu, Chaoyang District, 100020 Beijing, PR. China, Telephone: (86)10-6586-606, Fax: (86)10-6586-606