


CCD area image sensor

S7030/S7031 series

Back-thinned FFT-CCD



The S7030/S7031 series is a family of FFT-CCD image sensors specifically designed for low-light-level detection in scientific applications. By using the binning operation, the S7030/S7031 series can be used as a linear image sensor having a long aperture in the direction of the device length. This makes the S7030/S7031 series suited for use in spectrophotometry. The binning operation offers significant improvement in S/N and signal processing speed compared with conventional methods by which signals are digitally added by an external circuit. The S7030/S7031 series have low noise, low dark current and wide dynamic range, and long integration time enables to detect low-level light.

The S7030/S7031 series has an effective pixel size of $24 \times 24 \mu\text{m}$ and is available in image areas ranging from $12.288 \text{ (H)} \times 1.392 \text{ (V)} \text{ mm}^2$ (512×58 pixels) up to a large image area of $24.576 \text{ (H)} \times 2.928 \text{ (V)} \text{ mm}^2$ (1024×250 pixels).

Features

- **Non-cooled type: S7030 series**
One-stage TE-cooled type: S7031 series
- **Pixel size: $24 \times 24 \mu\text{m}$**
- **Line, pixel binning**
- **Greater than 90% quantum efficiency at peak sensitivity wavelength**
- **Wide spectral response range**
- **Low readout noise**
- **Wide dynamic range**
- **MPP operation**
- **High UV sensitivity with good stability**

Applications

- **Fluorescence spectrometer, ICP**
- **Industrial inspection**
- **Semiconductor inspection**
- **DNA sequencer**
- **Low-light-level detection**

Selection guide

Type no.	Cooling	Number of total pixels	Number of effective pixels	Image size [mm (H) × mm (V)]	Suitable multichannel detector head
S7030-0906	Non-cooled	532×64	512×58	12.288×1.392	C7040
S7030-0907		532×128	512×122	12.288×2.928	
S7030-1006		1044×64	1024×58	24.576×1.392	
S7030-1007		1044×128	1024×122	24.576×2.928	
S7031-0906S	One-stage TE-cooled	532×64	512×58	12.288×1.392	C7041
S7031-0907S		532×128	512×122	12.288×2.928	
S7031-1006S		1044×64	1024×58	24.576×1.392	
S7031-1007S		1044×128	1024×122	24.576×2.928	

Note: Two-stage TE-cooled type (S7032-1006/-1007) is available upon request (made-to-order product).

Structure

Parameter	S7030 series	S7031 series
Pixel size (H × V)	24 × 24 μm	
Vertical clock phase	2 phases	
Horizontal clock phase	2 phases	
Output circuit	One-stage MOSFET source follower	
Package	24-pin ceramic DIP (refer to dimensional outlines)	
Window*1	Quartz glass*2	AR-coated sapphire*3

*1: Temporary window type (ex. S7030-0906N) is available upon request.

*2: Resing sealing

*3: Hermetic sealing

Absolute maximum ratings (Ta=25 °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating temperature*4	T _{opr}	-50	-	+50	°C
Storage temperature	T _{stg}	-50	-	+70	°C
Output transistor drain voltage	V _{OD}	-0.5	-	+25	V
Reset drain voltage	V _{RD}	-0.5	-	+18	V
Vertical input source voltage	V _{ISV}	-0.5	-	+18	V
Horizontal input source voltage	V _{ISH}	-0.5	-	+18	V
Vertical input gate voltage	V _{IG1V} , V _{IG2V}	-10	-	+15	V
Horizontal input gate voltage	V _{IG1H} , V _{IG2H}	-10	-	+15	V
Summing gate voltage	V _{SG}	-10	-	+15	V
Output gate voltage	V _{OG}	-10	-	+15	V
Reset gate voltage	V _{RG}	-10	-	+15	V
Transfer gate voltage	V _{TG}	-10	-	+15	V
Vertical shift register clock voltage	V _{P1V} , V _{P2V}	-10	-	+15	V
Horizontal shift register clock voltage	V _{P1H} , V _{P2H}	-10	-	+15	V

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.

*4: Package temperature (S7030 series), chip temperature (S7031 series)

Operating conditions (MPP mode, Ta=25 °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Output transistor drain voltage	V _{OD}	18	20	22	V
Reset drain voltage	V _{RD}	11.5	12	12.5	V
Output gate voltage	V _{OG}	1	3	5	V
Substrate voltage	V _{SS}	-	0	-	V
Test point	vertical input source	V _{ISV}	-	V _{RD}	V
	horizontal input source	V _{ISH}	-	V _{RD}	V
	vertical input gate	V _{IG1V} , V _{IG2V}	-9	-8	V
	horizontal input gate	V _{IG1H} , V _{IG2H}	-9	-8	V
Vertical shift register clock voltage	High	V _{P1VH} , V _{P2VH}	4	6	V
	Low	V _{P1VL} , V _{P2VL}	-9	-8	
Horizontal shift register clock voltage	High	V _{P1HH} , V _{P2HH}	4	6	V
	Low	V _{P1HL} , V _{P2HL}	-9	-8	
Summing gate voltage	High	V _{SGH}	4	6	V
	Low	V _{SGL}	-9	-8	
Reset gate voltage	High	V _{RGH}	4	6	V
	Low	V _{RGL}	-9	-8	
Transfer gate voltage	High	V _{TGH}	4	6	V
	Low	V _{TGL}	-9	-8	
External load resistance	R _L	20	22	24	kΩ

Electrical characteristics (Ta=25 °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Signal output frequency	fc	-	0.25	1	MHz
Vertical shift register capacitance	S703*-0906	-	750	-	pF
	S703*-0907/-1006	-	1500	-	
	S703*-1007	-	3000	-	
Horizontal shift register capacitance	S703*-0906/-0907	-	110	-	pF
	S703*-1006/-1007		180		
Summing gate capacitance	CSG	-	30	-	pF
Reset gate capacitance	CRG	-	30	-	pF
Transfer gate capacitance	S703*-0906/-0907	-	55	-	pF
	S703*-1006/-1007		75		
Charge transfer efficiency*5	CTE	0.99995	0.99999	-	-
DC output level*6	Vout	14	16	18	V
Output impedance*6	Zo	-	3	4	kΩ
Power consumption*6 *7	P	-	13	14	mW

*5: Charge transfer efficiency per pixel, measured at half of the full well capacity

*6: The values depend on the load resistance. (Typical, VOD=20 V, Load resistance=22 kΩ)

*7: Power consumption of the on-chip amplifier plus load resistance

Electrical and optical characteristics (Ta=25 °C, unless otherwise noted)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Saturation output voltage	Vsat	-	Fw × CE	-	V
Full well capacity	Vertical	240	320	-	ke ⁻
	Horizontal*8				
Conversion efficiency	CE	1.8	2.2	-	μV/e ⁻
Dark current*9 (MPP mode)	25 °C	-	100	1000	e ⁻ /pixel/s
	0 °C		10	100	
Readout noise*10	Nread	-	8	16	e ⁻ rms
Dynamic range*11	Line binning	50000	125000	-	-
	Area scanning				
Photoresponse nonuniformity*12	PRNU	-	±3	±10	%
Spectral response range	λ	-	200 to 1100	-	nm
Blemish	Point defect*13	White spots	-	0	-
		Black spots	-	10	-
	Cluster defect*14		-	3	-
	Column defect*15		-	0	-

*8: The linearity is ±1.5%.

*9: Dark current nearly doubles for every 5 to 7 °C increase in temperature.

*10: Measured with a HAMAMATSU C4880 digital CCD camera with a CDS circuit (sensor temperature: -40 °C, operating frequency: 150 kHz)

*11: Dynamic range = Full well capacity / Readout noise

*12: Measured at one-half of the saturation output (full well capacity) using LED light (peak emission wavelength: 560 nm)

$$\text{Photo Response Non-Uniformity (PRNU)} = \frac{\text{Fixed pattern noise (peak to peak)}}{\text{Signal}} \times 100 [\%]$$

*13: White spots

Pixels whose dark current is higher than 1 ke⁻ after one-second integration at 0 °C.


Black spots

Pixels whose sensitivity is lower than one-half of the average pixel output. (measured with uniform light producing one-half of the saturation charge)

*14: 2 to 9 contiguous defective pixels


*15: 10 or more contiguous defective pixels

Spectral response (without window)*16





*16: Spectral response with quartz glass or AR-coated sapphire is decreased according to the spectral transmittance characteristic of window material.

Spectral transmittance characteristics




Dark current vs. temperature





KMPDC0016ED


Timing chart



Parameter			Symbol	Min.	Typ.	Max.	Unit
P1V, P2V, TG ^{*17}	Pulse width	S703*-0906	T_{pwv}	1.5	2	-	μs
		S703*-0907/-1006		3	4	-	
		S703*-1007		6	8	-	
	Rise and fall time		T_{prv} , T_{pfv}	10	-	-	ns
P1H, P2H ^{*17}	Pulse width		T_{pwh}	500	2000	-	ns
	Rise and fall time		T_{prh} , T_{pfh}	10	-	-	ns
	Duty ratio		-	-	50	-	%
SG	Pulse width		T_{pws}	500	2000	-	ns
	Rise and fall time		T_{prs} , T_{pfs}	10	-	-	ns
	Duty ratio		-	-	50	-	%
RG	Pulse width		T_{pwr}	100	-	-	ns
	Rise and fall time		T_{prr} , T_{pfr}	5	-	-	ns
TG – P1H	Overlap time		T_{ovr}	3	-	-	μs

^{*17}: Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.

Area scanning: large full well mode





KMPDC0127EC

Parameter			Symbol	Min.	Typ.	Max.	Unit
P1V, P2V, TG ^{*18}	Pulse width	S703*-0906	Tpww	1.5	2	-	μs
		S703*-0907/-1006		3	4	-	
		S703*-1007		6	8	-	
	Rise and fall time		Tprv, Tpfv	10	-	-	ns
P1H, P2H ^{*18}	Pulse width		Tpwh	500	2000	-	ns
	Rise and fall time		Tprh, Tpfh	10	-	-	ns
	Duty ratio		-	-	50	-	%
SG	Pulse width		Tpws	500	2000	-	ns
	Rise and fall time		Tprs, Tpfh	10	-	-	ns
	Duty ratio		-	-	50	-	%
RG	Pulse width		Tpwr	100	-	-	ns
	Rise and fall time		Tprf, Tpfh	5	-	-	ns
TG - P1H	Overlap time		Tovr	3	-	-	μs

^{*18}: Symmetrical clock pulses should be overlapped at 50% of maximum pulse amplitude.

Dimensional outline (unit: mm)



S7030-0906/-0907



* Size of window that guarantees the transmittance in the "Spectral transmittance characteristics" graph

KMPDA0046EF



S7030-1006/-1007



* Size of window that guarantees the transmittance in the "Spectral transmittance characteristics" graph

KMPDA0047EG


S7031-0906S/-0907S



* Size of window that guarantees the transmittance in the "Spectral transmittance characteristics" graph

KMPDA0048EH

S7031-1006S/-1007S



* Size of window that guarantees the transmittance in the "Spectral transmittance characteristics" graph

KMPDA0049E1

Pin connections

Pin no.	S7030 series		S7031 series		Remark (standard operation)
	Symbol	Function	Symbol	Function	
1	RD	Reset drain	RD	Reset drain	+12 V
2	OS	Output transistor source	OS	Output transistor source	RL=22 kΩ
3	OD	Output transistor drain	OD	Output transistor drain	+20 V
4	OG	Output gate	OG	Output gate	+3 V
5	SG	Summing gate	SG	Summing gate	Same pulse as P2H
6	-		-		
7	-		-		
8	P2H	CCD horizontal register clock-2	P2H	CCD horizontal register clock-2	
9	P1H	CCD horizontal register clock-1	P1H	CCD horizontal register clock-1	
10	IG2H	Test point (horizontal input gate-2)	IG2H	Test point (horizontal input gate-2)	-8 V
11	IG1H	Test point (horizontal input gate-1)	IG1H	Test point (horizontal input gate-1)	-8 V
12	ISH	Test point (horizontal input source)	ISH	Test point (horizontal input source)	Connect to RD
13	TG*19	Transfer gate	TG*19	Transfer gate	Same pulse as P2V
14	P2V	CCD vertical register clock-2	P2V	CCD vertical register clock-2	
15	P1V	CCD vertical register clock-1	P1V	CCD vertical register clock-1	
16	-		Th1	Thermistor	
17	-		Th2	Thermistor	
18	-		P-	TE-cooler-	
19	-		P+	TE-cooler+	
20	SS	Substrate (GND)	SS	Substrate (GND)	GND
21	ISV	Test point (vertical input source)	ISV	Test point (vertical input source)	Connect to RD
22	IG2V	Test point (vertical input gate-2)	IG2V	Test point (vertical input gate-2)	-8 V
23	IG1V	Test point (vertical input gate-1)	IG1V	Test point (vertical input gate-1)	-8 V
24	RG	Reset gate	RG	Reset gate	

*19: Isolation gate between vertical register and horizontal register. In standard operation, TG should be applied the same pulse as P2V.

Specifications of built-in TE-cooler (Typ. vacuum condition)

Parameter	Symbol	Condition	S7031-0906S/-0907S	S7031-1006S/-1007S	Unit
Internal resistance	R _{int}	T _a =25 °C	2.5	1.2	Ω
Maximum current ^{*20}	I _{max}	T _c ^{*21} =T _h ^{*22} =25 °C	1.5	3.0	A
Maximum voltage	V _{max}	T _c ^{*21} =T _h ^{*22} =25 °C	3.8	3.6	V
Maximum heat absorption ^{*23}	Q _{max}		3.4	5.1	W
Maximum temperature of heat radiating side	-		70	70	°C


*20: If the current greater than this value flows into the thermoelectric cooler, the heat absorption begins to decrease due to the Joule heat. It should be noted that this value is not the damage threshold value. To protect the thermoelectric cooler and maintain stable operation, the supply current should be less than 60% of this maximum current.

*21: Temperature of the cooling side of thermoelectric cooler

*22: Temperature of the heat radiating side of thermoelectric cooler


*23: This is a theoretical heat absorption level that offsets the temperature difference in the thermoelectric cooler when the maximum current is supplied to the unit.

S7031-0906S/-0907S



KMPD80178EC

S7031-1006S/-1007S



KMPD80716EA

Specifications of built-in temperature sensor

A thermistor chip is built in the same package with a CCD chip, and the CCD chip temperature can be monitored with it. A relation between the thermistor resistance and absolute temperature is expressed by the following equation.

$$R_{T1} = R_{T2} \times \exp \left(B_{T1/T2} \left(\frac{1}{T_1} - \frac{1}{T_2} \right) \right)$$

R_{T1}: Resistance at absolute temperature T₁ [K]


R_{T2}: Resistance at absolute temperature T₂ [K]

B_{T1/T2}: B constant [K]

The characteristics of the thermistor used are as follows.

R₂₉₈=10 kΩ

B_{298/323}=3450 K



KMPD80111EB

Precautions (electrostatic countermeasures)

- Handle these sensors with bare hands or wearing cotton gloves. In addition, wear anti-static clothing or use a wrist band with an earth ring, in order to prevent electrostatic damage due to electrical charges from friction.
- Avoid directly placing these sensors on a work-desk or work-bench that may carry an electrostatic charge.
- Provide ground lines or ground connection with the work-floor, work-desk and work-bench to allow static electricity to discharge.
- Ground the tools used to handle these sensors, such as tweezers and soldering irons.

It is not always necessary to provide all the electrostatic measures stated above. Implement these measures according to the amount of damage that occurs.

Element cooling/heating temperature incline rate

When cooling the CCD by an externally attached cooler, set the cooler operation so that the temperature gradient (rate of temperature change) for cooling or allowing the CCD to warm back is less than 5 K/minute.

Related information

www.hamamatsu.com/sp/ssd/doc_en.html

- Precautions
 - Disclaimer
 - Image sensors/Precautions

- Technical note
 - CCD image sensors

Multichannel detector heads C7040, C7041

Features

- **C7040: for S7030 series**
C7041: for S7031 series
- **Area scanning or full line-binning operation**
- **Readout frequency: 250 kHz**
- **Readout noise: 20 e⁻ rms**
- **ΔT=50 °C (ΔT changes by cooling method.)**

Input	Symbol	Value
Supply voltage	VD1	+5 Vdc, 200 mA
	VA1+	+15 Vdc, +100 mA
	VA1-	-15 Vdc, -100 mA
	VA2	+24 Vdc, 30 mA
	VD2	+5 Vdc, 30 mA (C7041)
	Vp	+5 Vdc, 2.5 A (C7041)
	Vf	+12 Vdc, 100 mA (C7041)
Master start	φms	HCMOS logic compatible
Master clock	φmc	HCMOS logic compatible, 1 MHz




Multichannel detector head controller C7557-01

Features

- For control of multichannel detector head and data acquisition
- Easy control and data acquisition using supplied software via USB interface



Connection example



Note: Shutter, etc. are not available.

KACCC0402EF

Information described in this material is current as of October 2023.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.

HAMAMATSU

www.hamamatsu.com

HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81)53-434-3311, Fax: (81)53-434-5184

U.S.A.: HAMAMATSU CORPORATION: 360 Foothill Road, Bridgewater, NJ 08807, U.S.A., Telephone: (1)908-231-0960, Fax: (1)908-231-1218

Germany: HAMAMATSU PHOTONICS DEUTSCHLAND GMBH: Arzbergerstr. 10, 82211 Herrsching am Ammersee, Germany, Telephone: (49)8152-375-0, Fax: (49)8152-265-8 E-mail: info@hamamatsu.de

France: HAMAMATSU PHOTONICS FRANCE S.A.R.L.: 19 Rue du Saule Trappu, Parc du Moulin de Massy, 91882 Massy Cedex, France, Telephone: (33)1 69 53 71 00, Fax: (33)1 69 53 71 10 E-mail: info@hamamatsu.fr

United Kingdom: HAMAMATSU PHOTONICS UK LIMITED: 2 Howard Court, 10 Tewin Road, Welwyn Garden City, Hertfordshire, AL7 1BW, UK, Telephone: (44)1707-294888, Fax: (44)1707-325777 E-mail: info@hamamatsu.co.uk

North Europe: HAMAMATSU PHOTONICS NORDEN AB: Torshamnsgatan 35, 16440 Kista, Sweden, Telephone: (46)8-509-031-00, Fax: (46)8-509-031-01 E-mail: info@hamamatsu.se

Italy: HAMAMATSU PHOTONICS ITALIA S.R.L.: Strada della Moia, 1 int. 6 20044 Arese (Milano), Italy, Telephone: (39)02-93 58 17 33, Fax: (39)02-93 58 17 41 E-mail: info@hamamatsu.it

China: HAMAMATSU PHOTONICS (CHINA) CO., LTD.: 1201, Tower B, Jiaming Center, 27 Dongsanhuan Bellu, Chaoyang District, 100020 Beijing, P.R. China, Telephone: (86)10-6586-6006, Fax: (86)10-6586-2866 E-mail: hpc@hamamatsu.com.cn

Taiwan: HAMAMATSU PHOTONICS TAIWAN CO., LTD.: 13F-1, No.101, Section 2, Gongdao 5th Road, East Dist., Hsinchu City, 300046, Taiwan(R.O.C) Telephone: (886)3-659-0080, Fax: (886)3-659-0081 E-mail: info@hamamatsu.com.tw