Name: 洪理川 ID: B113040056

CH04: The Processor

4. 1 Introduction

A. Basic RISC-V Implementation

- · The memory-reference instructions load word (lw) and store word (sw)
- · The arithmetic-Logical instructions add, sub, and or
- · The conditional branch instructions branch if equal (beq)

B. An Overview of the Implementation

- · Send the program counter (PC) to the memory that contains the code and setch the instruction from that Hemory
- · Read one I two registers, using fields at the instruction to solect the registers to nead. For the lu instruction, we need to read one register, but most other instructions technic leading two registers.

4.2 Logic Pesign Conventions

There are 2 different types of logic dements

The elements that operate on data values are all combinational current inputs

The elements that contain state

I An element contains state If It has some internal storage


The Combinational element — Dr. operational element, such as on AND gate or an ALU

State element — A memory element, such as a register or a memory

Clocking Methology


tell when signal can be read and when signal can be written.

(Important) — old value, mix value —) Computer can't handle un predictability



Edge - Triggored Clashing -> Signals are updated only at clock edges, ensuring stability and predictability. Stake Combinational Logic) Read Write element An Edge - triggered methology allows a state element to be read and written in the same clock without creating a race -> Indeferminate data vales 4.3 Building A Datapath start by debarmine the major components -> Instruction Memory Program Counter Adder Instruction address Instruction PC Add Sun Instruction Memory Built A portion of the datapakh used for fetching Instructions and incremaring the brodien comper-Read address Inthousing Lostrovelin

honor



The processor's 32 general-purpose registers are Stored in 2 structure


The datapath for the mornory instructions and the 'R-type instructions

R-format instructions have 3 Operand, so we will need to read 2 data Lords from the register file and write I data word into the register file for each instruction for each data word to be real from the registers, we need an input to the register file that species the negister number to be read and an output from the negister file that will carry the value that has been real from the registers.

and one

T6 supply the data to be written into the reciter

The register file always outputs the contants of whatever register numbers are on the Read register ingus. Writes, However, we controlled by the write control signal, which must be asserted for I write to oaw at the clock edge.



The simple datapath for the cure PISC-V architecture combines the elements taquined by distance instruction change

4.4 A Simple Implementation Schome

Simple Implentation - Data path + A simple control function

A. The ALV Control

1	ALU Control lines	function.
Ì	0000	ONA
	0001	OR
	0010	<i>399</i>
	0110	Soppast

truth table -) representation of logical operation by listing oil the values of the input and them in each case showing what the resulting outputs should be.

In Some condition, we don't care about the values of some of the inputs

B. Designing the Main Control Unit

Defore designing the Main Control Unit, we need to review the formats of 4 instruction classes


Name			Fields			
(Bit positio	n) 31:25	24:20	19:15	14:12	11:7	6:0
a) R-type	funct7	rs2	rs1	funct3	rd	opcode
b) I-type	immediate	[11:0]	rs1	funct3	rd	opcode
.,, po		[22.0]	102	Turroto	1.0	оросио
(c) S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode
d) SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode

Opcode -> extended opcode tield

PSI — base register for load and store instructions

PS2 -) register operand that gets copied to momery for stone instructions

rd -> R-type instruction, and load instruction,



C Datapath + Signal Control

Regwrite	Nothing			
J				
ALUSTC	second ALV comes from			
	Second ALV comes from "Read data ?"			
PCSrc				
	replaced with output PC t 4			
Mempead	Nothing			
•				
MemWrite	Kothing			
	. ,			
Memtoley	fed by ALV Data			
J	J			

Degister is uniten with

white data input

second AW operand; the

sign extended

replaced by the adder

output

Data memory contents put

on plead data output

Data memory contents put


on write data input

fed by data memory

Effects when asserted

C. Operation of the Datapach

There are 3 flow of different instruction classes,




Simple datapath with the control unit

Steps: for add x, x2, x3

- 1. Instructions -> fetched, PC is incremented
- 2. x2, x3 registers read from the register file; main control unit computes the setting of the control lines
- 3. ALV use the opcode to generate the AW funktion.
- 4. The result from ALV -> vorition into dostination register (x.)






Datapath for R-type instruction

add X1, X2, X3

Steps:

- 1. Instructions -> fetched, PC is incremented
- 2. X2 is read from righter fle
- 3. All comptes the value from register the & offset
- A. The sum from the ALV used for address.
- 5. Data is written to XI

J.



beg x1, x2 offset

- 1. Instructions -> fetched, PC is incremented
- 2. ×1, ×2 read from register file
- 3. All subtracts one value from other value value added to off set then shifted by one.
- 4. Zero status Information -> decide which adder result

D. Finalizing Conerol

Duith control implementation


The control function is completely specified by this touch table

Input or output	Signal name	R-format	lw	sw	beq
Inputs	I[6]	0	0	0	1
	I[5]	1	0	1	1
	I[4]	1	0	0	0
	I[3]	0	0	0	0
	I[2]	0	0	0	0
	I[1]	1	1	1	1
	I[0]	1	1	1	1
Outputs	ALUSrc	0	1	1	0
	MemtoReg	0	1	Х	Х
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1

4.5 A Multicycle Inglantation

Similar to single-cycle, but allow a functional unit to be used more than one, as long on the clock cycle are different each step will take I clock cycle are different each step will take I clock cycle.

A Multi-cyle use a single memory unit, single AW, one or more registers are added after every major functional unit,



- Breaking the Instruction Execution Into Clack Cyles
1. Instruction fetch step
[R <= Manony [PC]; Send the PC to the Memory as the address
PC <= PC + 4 then Increment PC by 4.
2. Instruction decode and register fetch step
" A $\angle = \text{Reg}[IR[18:15]];$ Access rs1 and rc2 then save into register A and B
B <= Reg [IR[24:20]]; ALWOUT <= PC + Immediate: Computes the branch target address and stones the address ALWOUT
3. Execution, memory address computation, or branch completion
-Memory reference
immediate! The ALV adding the operands to form the memory address
- Arithmetic-Logical instruction (R-type)
DUNA DE LE CONTRACTION DE LA CONTRACTION DEL CONTRACTION DE LA CON
ALVOUR L= A of B. perform operation specified by the opcode
- Branch
(if $(A==0)$) $P(C=AWOvt)$ equal comparison then AW is used to determine whether or not to branch
4. Memory Address or R-type instruction complete step
- Memory reference
MOR L= Memory [ALDOUT]! data retrieved from Memory -> written to type
Memory [AWOUT] Z=B; Stone operation to written to memory
- Arithmetic-lasical instruction (R-type)
Reg [12[11:7]) <= Awari Place the data in AWart to Realt Rajister

5. Memory read completion step roay: get the MDR data -) unite into register the MDR , Vetining the control Instruction fetch/decode and register fetch (Figure e4.5.8) (Op = 'LW') or (Op = 'SW') High level view of controlling remay finite -chate- madrine reference Instructions fetch and decode portion of every To state 0 (Figure e4.5.8) instruction is)Jentival From state 1 From state 1 (Op = "BEQ") (Op = R-type) Branch completion branch instruction ALUSrcA = 1 ALUSrcB = 00 ALUOp = 10 ALUSrcA = 1 ALUSrcB = 00 ALUOp = 01 PCWriteCond regulas a R-type instruction simple chall PCSource = 1 can be implemental RegDst =1 with a simple 2. To state 0 State finiterate (Figure e4.5.8) madrine To state 0 (Figure e4.5.8) Usually implemented using 2 block of combinational Complete finite - state

Rogic and a register

to hold the among State

Machine for datapath