Name: 洪理川 ID: B113040056

4.6 ~ 4.11 Preview Report

4.6 An Overiew of Pipelining

A. Refinition

Pijelining is an implementation techninique in which multiple instructions are overlapped in execution, much like an assembly thre

B. Approach

in laurdry

Mon-pipelined

pigelined Approach

- 1. Put one dirty load in the washer
- 2. When water is finished, place it to the dryer
- 3. When dryer is finished, place it on the table and fold
- 4. When tolding is finished, ask nomace to put the clothes away

Li) the steps is similar as non-pipelined.

But when we got to second step, we put

another diry load in step 1, and go on for

steps 3 and 4.

Pipelining - rootking in parallel, its improves the throught of the laundry system.

C. Pipeline in Instruction execution

Formula at pipelining

5 steps:

Time bothseen instructions = Time between instructions compresent

- 1. Fetch instruction from memory
- 2. Read registers and decode the instruction.
- 3. Execute the operation or calculate on aldress
- 4. Access an operand in data memory
- 5. Write the really into a tegister

1. Pigeline Hazards

In another in propelining when next in stanktion con't areate in the next cycle.

3 types >> Structural Hazard, Pata Hazards, Control Hazards

1. Structural Hazords

Ly hardware can't execute combination at instructions in the same clock eyes.

Ex: washer and dyer in the come madrine.

2. Data Hazards

L> Pipeline stalled because I step must want for another to complete.

Ex: X19, X0, X2 solo must want for Ag 226, cashing hospiral

x2, x19, x2

3. Control Hazards


Li need to make decision on the results of one instructions while others are executing

Computer use production to handle this hazards. A popular approach is to keep of history for each branch we have taken.

4.7 Pipelined Datapakh and Control

Five-stage pipeline

- 1. IF: Instruction fetch
- 2-10: Instruction decade and register like read
- 3. Ex: Execution or address calculation
- 4. MEM: Data memory access
- 5. WB: Write back





In this Palapalh, All stages uses lu instructions 「いろられいのから 9~9

We can graphically draw the moltiple-dock - cycle -1

lw x10, 40(x1) lw x13, 48(x1) add x14, x5, x6

CC3 CC4 CC5 CC6 CC7 CC8 CC9





Control Unit in Pipeline

- Execution (address calculation: The signal set by ALVOP and ALVOSIC
- Memory Access ! The control bines set in this stage are Branch, Mem Real, and membere
- Write-back: The 2 control lines are Memtohag

4.8 Data Hazards: Forwarding versus Stalling

Forwarding

() simply forward the data as soon as It is available to any units

Notation of fields in pipeline registers

10/EX. Degister 2,1


- numbers of 1 registers where value is found in the pipeline register 10/ Ex:


10/Ex -> have of pipeline regider

Register (2) -> prome of the field in the register.

Problem: Dependences between the pipeline registers and the inputs to the AW

Colution: Take the inputs to the AND from any pipe line register rather than just 10/EX, then we can forward the





Stalls

Problem that Forwarding can't solve: When instruction tries to read a register following a load instruction that write, the same register.

So, We need a FORWARDING + HAZIARD DETECTION UNIT.

code for hazard deutention unit

If (10/EX.MemRe32) and ((10/EX.RegisterRd=1P(10.RegisterRs2)))Stall the glige line.

4.9 Control Hazards

2 schemes & 1 Opinizzzion

-) Assume Branch Not Taken

We want to predict the conditional branch to improve the performance.

Things need to change to make this prediction:

- 1. Onange IF, ID and EX stages when the branch reaches the MEM stage
- 2. Change control to 0 in the 10 stage

-) Redicing the delay of Brandes

Is reduce the cost of the token branch

We can do it by moving the conditional branch execution to the 10 stage. It will reduces the branch to only one instruction. We also need to fluch instructions in the IF stage, by introducing a new control line, called IF. Hush.

-) Rynamic Branch Prediction

Look up the address of the instruction to see if the conditional branch was taken the last time this instruction was executed if yes, begin fetch New instructions from the same place as the last time.

Implementation! Branch history

Is use some kind of buffer

- Prediction right -> may put there by another conditional branch that has the same low-order address bit.
- Prediction lorony -7 wrong predictions detected, the prediction bit is invorted and stored back, proper sequence is feeded and exacuted.

4.10 Exceptions

L) any unexpected change in control from sither internal external.

Type of event	From where?	RISC-V terminology
System reset	External	Exception
I/O device request	External	Interrupt
Invoke the operating system from user program	Internal	Exception
Using an undefined instruction	Internal	Exception
Hardware malfunctions	Either	Either

How Exceptions are Handled

Steps.


- 1. Save the address of the unfortunate instruction in the supervisor exception cause register (SERC)
- 2. The Operating System continue the action, providing some service to user.

Exceptions in a Pipeline Implementation

The easily way: flush the instruction and negative to from the beginning.

Deal with branch misprediction: use the multiplexor already in the 10 stage that zeros control signals for stalls.

Final (tep -> save the address of the ottending instruction in the expension exception program counter.



(herde of Exception with

control lines -> Hazard detection unit, IF. Plush. 10. Plush, etc.

4.11 Parayelism via Instructions

ILP - Inchnition level - parallelism

Ly Pipelining exploits the nature potensial of parallelism

2 Methods to improve

1. Increase the depth of the pipeline to overlap more instruction — Thate those skeps

2. Replicate the internal components of the computer _) From I washer & Dryer

