Name: 洪程川 1D: B113040056 CHOS: Large and 3	t: Exploitin	g Memory Ho	& archy
Memory Hierarchy 5.1~5.5	· /	, . 	<i>'</i>
CBO.			
Size V		Speed	Cork
Smallest SRAM		Farter	rust expensive
DRAM		•	,
Plah Mo	snad	(	l e
Magnet	ai ( dish	glowere	cheapett
biggest			
SRAM - Static Random Access Memory  - Used 6~8 transister -> 1 bit storage,  these bit padred in rows & column creating SRAM  - Doesn't need to refresh  - used in cache  - Access time: 0.5 ~ 2.5 ns  - Price per Gib: \$500 ~ phoop	-Vsed I tran -Vsed in Main - Need to be - Access time - Price per Gin	Tomony  refresh —) think's why as  1 50 ~ 70 ms  1 53 ~ 36	rage —) stered capacitus charge
Flash Momory Lo a type of electrically orasable programmable read- only momory  Disadvantages: can wear out after too much solution	DDD SOBBU	to Rote	the time transmy and processor syn
Solution: remapping blocks		DRA - 3600 DRAI	and falling edge of clock
Disk Morrory	D00 :	- 3600 million t	
Le A lot of Rossing Magnesic Hard Disk, the disk is	DOR 4 generation	1 = 1800 - MH2 (	clock
costad unth magnetised metal grains, brains grouped to	let say [man]	15 2 DRAM	
It uses movable arm with small dectromagnetic coil to			Creste A DIMM
read/conte dasa.	Dece-		us inline memory moddes

## Cache

m = Block size in 2" wads = 2" bytes

Is Initially It nears the memory between processis and man memory. Nevertheless, It now means any storage that takes


advantages of locality	
m h	
1) Assigning Cache with Breek-Mapped Cache (DMC)	Handling Cache Misses
DMC -> We map the cache with the address of	How has been a second of the s
	Handle by processor control unit + controller initiates the
the word in morray. Decause eache slot is Rimited we use below formula	we many screet.
CONTROL COIST SCO SO CONTROL	₹
(word address) mod (# (ache dot)	Stall processor treezing processor temporary and
	nrei- Los, Hars
Ex: cache with 4 slots	
Memory Address Soved in 2 codes but	Wart for the Memory / allow some instruction
	exected.
1 mog 4 1	
2 mod 4 2	_
3 102 4 )	Handles Writes
4 mod 4 4	
5 mod 4 1	nomal wates
	4
will collide with	inconsistent data -> data in memory differ from data in
Slot 1.	Cache
	Write-through (write into cache & menoy in the same time)
<u></u>	<u></u>
(3) Accessing a Cache	Consistent data -> data in memory same as data in
	(ache
Accessing cache will be a problem when the money neteronees	But very stow
is larger than the blocks of cache.	<u></u>
70 .	Solution1: Write buffer
If 2 Memory reference in the cache dots, the first references will miss.	by creating butter to let be written to it.
This behaviours uses temporal locality -> recently references word will	After withing to it, the processor can continue execution.
replace Les resources word	- Butter free When write into train ruemary complete.
11010 - 00 11 11 11	- When Buffer full, the processor stall
11010 two Data address in Memory	C 1 (2 2 . 120) \-1
tag <	Solution 2: Write - bock
	In the data-write bit, only update the block in cache.
to identify the nemony address to let cause select the cause block.	- More complex the Write-through
In 32-bit address vith Breet-mapped came	Lines Con And The And Sec 111 and M
M. O.	
Size tag = 32 - (n+m+2)	
# bits in DMC = 2" x ( block size t tag size + valid)	
tiel?	
h = cache size in 2" Size	

## Cache Performance

2 technique: Reducing the miss rate by reduce probability 2 same cache location be used.

Reducing the time to copy data from main memory to cache miss penalty by adding another cache Dager.


Before that, we have know how cache performace is calculated:



## Technique 1: Changing the block Placement scheme


Until now, we only know DM (Breat-Mapped cache). There are 2 other Schener: Set acreciative & Fully associative.

Example: cache with 8 blocks



Advantages! Reduce Miss rate - As if DMC be access more than once, the cadre will be missed, but in set Associative fully associative we can accept more than I until In-way of the same cadre boution.

Disadvantage: Extra in hardware and hit time because need to searly in that set



Harring Code

When using this harming code, it will increase the peddant bits to help it self fixed the errors bits.