UNIVERSITY OF CALIFORNIA, SAN DIEGO

Electrical and Computer Engineering Department ECE 65 – Fall 2021

Components and Circuits lab

Final Exam Solutions

Closed books, five double-sided cheat sheets, and calculators are allowed

Electronic devices are not allowed.

Please put all answers in the provided sheets.

Be sure to write your name and PID on all pages.

Please do not begin until told.


Show your work.

Good luck.

Problem 1. (5 points)

In the below circuit, can the Zener diode operate in the Zener region? The other PN junction diode can be assumed to be ON or OFF (include the analysis of both).

Assume $V_{D0} = 0.7 V$. Choose a value between 3V and 5V and use it as V_Z . For example, you can select and use $V_Z = 5 V$.




Show your work. Select $V_7 = 3 \sqrt{2}$

$$\dot{l}_{D_1} \geqslant 0$$
 , $V_{D_1} = V_{D_0}$, $\dot{l}_{D_2} \leqslant 0$, $V_{D_2} = -V_2$

$$kVLI: -V_{D_1} - V_{D_2} - 8kx \times i_{D_2} - 4V = 0$$

$$8 \text{ knx } i_{0_2} = -0.7 \text{ V} + \text{ V}_2 - 4 \text{ V} = -4.7 + \text{ V}_2$$

$$\rightarrow 8 \text{knrio}_2 = -1.7 \rightarrow io_2 = \frac{-1.7V}{8 \text{kn}} = -0.2125 \text{ mA} < 0$$



We assumed
$$i_{D_1} \geqslant 0$$
, $V_{D_1} = V_{D_0}$, $i_{D_2} \leqslant 0$, $V_{D_2} = -V_Z$

$$kCL: i_{i+i_{D_2}=i_{D_1}} \rightarrow i_{D_1}=0.66 \text{ mA} - 0.2125 \text{ mA} = 0.4475 \text{ mA} > 0$$

$$\Rightarrow$$
 $i_{D_1} > 0$, $v_{D_1} = v_{D_0}$, $i_{D_2} < 0$, $v_{D_2} = -v_{Z}$

Case 2: D, is off and D2 is in Zener region

$$V_{D_1} < V_{D_0}$$
, $C_{D_1} = 0$, $C_{D_2} \leq 0$, $V_{D_2} = -V_{Z_1}$

$$k(L: i_{i_1} + i_{D_2} = i_{D_1} \longrightarrow i_{i_1} = -i_{D_2}$$

KVL3:
$$4V = 5k \times xii - V_{D_2} - 8k \times xi_{D_2} - 4V$$
 ; $V_z = 3V$
 $8V - 3V = -13k \times xi_{D_2} \implies i_{D_2} = \frac{-5V}{13k \times x}$


$$VVL1: V_{D_1} = -V_{D_2} - 8kn \times i_{D_2} - 4V = V_2 - 8kn \times i_{D_2} - 4V$$

$$V_{0_1} = -1 + \frac{8}{13} \times 5 = 2.08$$

this contradicts the assumption, so case 2 cannot happen.

PID

General solution:



Case 1: D_2 is in Zener mode & D_1 is ON, $3V \leqslant V_2 \leqslant 5V$ $i_{D_1} \geqslant 0$, $V_{D_1} = V_{D_0}$, $i_{D_2} \leqslant 0$, $V_{D_2} = -V_2$

 KVL_2 : $4V = 5knx ii + VD, <math>\rightarrow ii = 4V - 0.7V = 0.66 \text{ mA}$

 $kVL[: -V_{D_1} - V_{D_2} - 8kx \times i_{D_2} - 4V = 0]$

 $8 \text{ knx i}_{0_2} = -4.7 + \sqrt{2} \implies i_{0_2} = \frac{-4.7 + \sqrt{2}}{8 \text{ kn}}$

To have the Zener diode operate in the Zener region, io 2 60


 $\Rightarrow i_{0_2} = \frac{-4.7 + V_2}{8kn} \langle 0 \Rightarrow V_2 \langle 4.7 \rangle$

For this case to happen, io, also must be positive.

kCL: $i_{c} + i_{D_{2}} = i_{D_{1}} \rightarrow i_{D_{1}} = 0.66 \text{ mA} + \frac{-4.7 + V_{Z}}{8 \text{ kn}} = 0.0725 \text{ mA} + \frac{V_{Z}}{8 \text{ kn}}$ $i_{0} = 0.0725 \text{ mA} + \frac{V_{Z}}{8 \text{ kn}} \geqslant 0 \implies \frac{V_{Z}}{8 \text{ kn}} \geqslant -0.0725 \text{ mA} \implies V_{Z} \geqslant -0.58$ $V_{Z} \text{ is positive so this condition is always satisfied.}$

PID

General solution:



Case 1: D_2 is in Zener mode & D_1 is ON, $3V \leq V_2 \leq 5V$ $i_{D_1} \geqslant 0$, $V_{D_1} = V_{D_0}$, $i_{D_2} \leqslant 0$, $V_{D_2} = -V_2$

If the selected V_Z is less than 4.7V, D_1 will be ON and D_2 will be in the Zener mode.

Case 2: D, is off and D2 is in Zener region

 $V_{D_1} \langle V_{D_0} \rangle$, $C_{D_1} = 0$, $C_{D_2} \langle 0 \rangle$, $V_{D_2} = -V_{Z_1}$

 $kCL: i_i + c_{D_2} = c_{D_1} \rightarrow i_i = -i_{D_2}$

KVL3: $4V = 5k \times kii - V_{D_2} - 8k \times ki_{D_2} - 4V \implies i_{D_2} = \frac{V_2 - 8V}{\sqrt{3k} \times k}$

 $V_{D_1} = -V_{D_2} - 8knxi_{D_2} - 4V = V_2 - 8knxi_{D_2} - 4V = (1 - \frac{8}{13})V_2 + \frac{8x8}{13} - 4V$

 $V_{O_1} = 0.38 V_Z + 0.92$, since $3 \langle V_Z \langle 5 \rangle \Rightarrow 2.06 \langle V_{O_1} \langle 2.82 \rangle$

this contradicts the assumption, so case 2 cannot happen.

PID Name

Problem 2. (5 points)


In the below circuit, sketch $v_o(t)$ for

i.
$$V_i(t) = 10 \sin(2\pi \times f \times t)$$
, where $f = 1 \, kHz$, $c = 1 \, \mu F$ and $R = 100 \, k\Omega$

ii.
$$V_i(t) = 10 \sin(2\pi \times f \times t)$$
, where $f = 1 \, kHz$, $c = 1 \, \mu F$ and $R = 100 \, \Omega$


A rough sketch for the waveform of $v_o(t)$ is enough. Label the peak value of $v_o(t)$. If the output waveform is different for part (i) and (ii), your sketch should be an indicator of this difference.

Assume $V_{D0} = 0.7 V$.




Show your work.

i.
$$RC = 100 \text{ k.n.} \times 1 \text{ J.F} = 10^{5} \text{ n.} \times 10^{6} \text{ F} = 10^{10} \text{ s}$$
 $T = \frac{1}{R} = 10^{-3}$
 $\Rightarrow \frac{RC}{T} = \frac{10^{10}}{10^{-3}} = 100 \Rightarrow RC >> T$



ii.
$$RC = 100 \text{ nr 1 MF} = 10^{2} \text{ nr 10 F} = 10^{-4} \text{ s}$$


$$T = \frac{1}{F} = 10^{-3} \qquad RC = \frac{10^{-4}}{10^{-3}} = 0.1$$



Problem 3. (10 points)

a) <u>Design</u> a diode circuit that would generate the output waveform, $v_o(t)$, shown in the below graph when the input signal $v_i(t) = 10 \sin(\omega t)$ is applied to the circuit.


You can use regular PN junction diodes ($V_{D0} = 0.7 V$), Zener diodes (any desired V_Z), and resistor(s) in your design. Make sure to label v_i and v_o on your circuit diagram.




b) Parametrically solve your designed circuit to find the transfer function and draw the transfer function graph. (find the relationship between v_o and v_i for different ranges of v_i and plot v_o vs v_i)

if
$$V_i > 6V \rightarrow V_0 = 6V$$

if $V_i < 2V \rightarrow V_0 = 2V$





 $V_{2} = 5.3 \text{ V}$


b) Case 1:
$$D_1$$
 is ON , D_2 is in Zener mode, D_3 is off Case 2: $D_1 \otimes D_2$ are off D_3 is ON

case 1: D_1 is ON, D_2 is in Zerer mode, D_3 is all $i_{D_1} \gtrsim 0$, $V_{D_1} = V_{D_0}$, $i_{D_2} \leq 0$, $V_{D_2} = -V_2 = -5.3V$, $i_{D_3} = 0$, $V_{D_3} < V_{D_0}$

KVL1: $V_i = 1 \text{k.x.} \quad i_i + V_{D_1} - V_{D_2} = 1 \text{k.x.} \quad i_i + 0.7 + 5.3 \text{ V}$ $\Rightarrow V_i - 6 = 1 \text{k.x.} \quad i_i = \frac{V_i - 6}{1 \text{k.x.}}$

kcl: $i_1 + i_{0_3} = i_{0_1}$, $i_{0_3} = 0 \implies i_i = i_{0_i}$ $i_{0_i} > 0 \implies \frac{\sqrt{i-6}}{1 \text{ kn}} > 0 \implies \frac{\sqrt{i-6}}{1 \text{ kn}} > 0$

 $V_0 = V_{D_1} - V_{D_2} = 6 V \longrightarrow V_0 = 6 V$



case 2: D1802 are off, D3 is ON

$$i_{o_1} = i_{o_2} = 0$$
, $v_{o_1} < v_{o_0}$, $-v_2 < v_{o_2} < v_{o_0}$, $i_{o_3} > 0$, $v_{o_3} = v_{o_0}$

KVL 2:

$$i_i = -i_{03}$$
, $v_{03} = 0.7V$ $\rightarrow V_i = -1 \text{kn} \times i_{03} + 2V$


$$\rightarrow i_{D_3} = \frac{-V_{i+2V}}{1kn}$$

$$V_0 = -V_{03} + 2.7V = -0.7V + 2.7V = 2V$$

Case 3: D,, D2, D3 are off

$$\dot{c}_{D_1} = \dot{c}_{D_2} = \dot{c}_{D_3} = 0$$
 , $\dot{v}_{D_1} < \dot{v}_{D_0}$, $-\dot{v}_{Z} < \dot{v}_{D_2} < \dot{v}_{D_0}$, $\dot{v}_{D_3} < \dot{v}_{D_0}$

$$V_0 = -i \dot{c} \times 1 \text{ kn} \times V \dot{c}$$
 \longrightarrow $V_0 = V \dot{c}$




Problem 4 (10 points)

Design the following circuit to have $I_C = 2 \text{ mA}$ and $V_C = 1 \text{ V}$.

Assume $\beta = 100$, $V_D = 0.7$ V, and $V_{sat} = 0.2$ V.

The resistors must have finite non-zero values.



$$V_C = V_{CE} = 1 \text{ V} / V_{Do}$$
 \Rightarrow BJT is in the active mode.
 $i_C = \text{Ki}_B \Rightarrow i_B = \frac{2 \text{ mA}}{100} = 20 \text{ MA}$

The BJT is ON
$$\Rightarrow$$
 $V_{BE} = V_{D_0} = 0.7V$ \Rightarrow $V_{B} - V_{E} = 0.7V$

$$V_E = 0 \implies V_B = 0.7V$$


$$V_{B} = R_{2}i_{2}$$
, Select $R_{2} = 1 \text{ kn}$ $\frac{1}{2} = \frac{0.7 \text{ V}}{1 \text{ kn}} = 0.7 \text{ nA}$

Problem 4 (10 points)

Design the following circuit to have $I_C = 2 \text{ mA}$ and $V_C = 1 \text{ V}$.

Assume $\beta = 100$, $V_D = 0.7$ V, and $V_{sat} = 0.2$ V.

The resistors must have finite non-zero values.



Show your work.

KCL at the Base: i, = i2+i8

$$\dot{l}_1 = \frac{V_C - V_B}{R_1} = \frac{1 - 0.7}{R_1} \implies R_1 = \frac{0.3 V}{0.72 \text{ m/A}} \approx 417 \text{ A} \implies R_1 = 417 \text{ A}$$


KCL at the Collector: i3 = i,+ ic = i3 = 0.72 mA + 2mA = 2.72 mA

$$R_3 = \frac{4V - 1V}{i_3} \simeq 1.103 \quad k_1 \longrightarrow R_3 = 1.103 \quad k_1$$

PID Name


Problem 5 (15 points)

For this problem, neglect the early effect in the bias and signal circuits, assume the capacitors are short for the signal circuit and $V_t = 0.5 V$.



- a) Design the above amplifier circuit such that
 - The transistor is biased at $I_D = 0.5 \text{ mA}$ and $V_{OV} = 0.5 V$.
 - The open-loop voltage gain is -10 V/V.
- b) Draw the small signal equivalent circuit.
- c) If v_{sig} is a sinusoidal signal with peak amplitude \hat{v}_{sig} , find the maximum allowable value of \hat{v}_{sig} for which the transistor remains in saturation. What is the corresponding amplitude of the output signal voltage?
- d) If we limit \hat{v}_{sig} to 40 mV, what value can R_D be increased to while maintaining saturation region operation? (I_D and V_{OV} will not change.)

Show your work.



Bias Circuit:
$$V_{0V} = V_{GS} - V_{t} \Rightarrow V_{GS} = 0.5 \text{ V} + 0.5 \text{ V} = 1 \text{ V}$$

$$V_{0V} = V_{GS} - V_{t} \Rightarrow V_{GS} = 0.5 \text{ V} + 0.5 \text{ V} = 1 \text{ V}$$

$$V_{0V} = V_{0V} = V_{0V} + 0.5 \text{ V} = 1 \text{ V}$$


$$V_{0V} = V_{0V} + 0.5 \text{ V} = 1 \text{ V}$$

$$V_{0V} = V_{0V} + 0.5 \text{ V} = 1 \text{ V}$$

$$V_{0V} = V_{0V} + 0.5 \text{ V} = 1 \text{ V}$$

$$V_{0V} = V_{0V} + 0.5 \text{ V} = 1 \text{ V}$$

 $V_{GS} = V_G - V_S = 1 V$ \Rightarrow $V_S = 0.5 V$



$$V_s = I_0 \times R_2 \implies R_2 = \frac{0.5 \text{ V}}{0.5 \text{ mA}} = 1 \text{ k.s.}$$

This is a common-source amplifier:
$$Av_0 = -g_m(R_1 | I | r_0)$$

Neglect the early effect:
$$r_{o}=\infty \Rightarrow A_{V_{o}}=-g_{m}R_{1}=-10 \text{ }V_{V}$$

$$g_{m} = \frac{2 T_{D}}{V_{oV}} = \frac{1 M_{A}}{0.5 V} = 2 M_{A} \implies R_{l} = \frac{10}{2 M_{A}} = 5 k_{A}$$

$$R_1 = 5kn$$
 $\rightarrow V_D = 6V - R_1T_D = 3.5V$

c) To stay in saturation:
$$v_{DS} > v_{OV} \rightarrow V_{DS} - \hat{v}_{dS} > v_{GS} + \hat{v}_{gS} - v_{t}$$

$$V_{OS} - A \hat{v_{gs}} \geqslant V_{GS} + \hat{v_{gs}} - V_{t}$$
 \longrightarrow $(I + A) \hat{v_{gs}} \leqslant V_{OS} - V_{GS} + V_{t}$

$$\rightarrow (l + A) \hat{v}_{gs} \langle V_0 - V_G + V_t \rangle$$

PID

Checking the minimum amplitude of the instantaneous vos to transistor does not go to cut off:

 $V_{GS_{min}} = V_{GS} - \hat{V}_{gS_{max}} = 1V - 0.227 V = 0.773 > V_{t} \implies NMOS will not go to cut off.$

Finding the maximum of vsig and vas:

Ŷgs ≤ 227 m√

 $\hat{V}_{ds} = |A| \hat{V}_{gs} = 10 \times \hat{V}_{gs}$ \Rightarrow $\hat{V}_{ds} \leqslant 2.27 \vee$

 $\hat{V}_{gs} = \frac{75 \, \text{kn}}{R_{sig} + 75 \, \text{kn}} \times \hat{V}_{sig} \longrightarrow \hat{V}_{gs} = 0.75 \, \hat{V}_{sig}$

 $\hat{V}_{\text{Sig}} \leqslant \frac{227 \text{ mV}}{0.75} \longrightarrow \hat{V}_{\text{sig}} \leqslant 303 \text{ mV}$

 $\lambda) \quad \hat{v}_{sig} = 40 \text{ mV} \quad \Longrightarrow \quad \hat{v}_{gs} = 30 \text{ mV}$

from part b: $(l + A) \hat{V}_{gs} \langle V_0 - V_G + V_t \rangle$

(1+ A) Vgs & 6V- RDX 0.5mA - VG+Vt

(1+A) vgs < 6V - RDX 0.5mA -1.5 + 0.5

 $1+A \leqslant \frac{5-R_{0}\times 0.5 \text{ mA}}{0.03}$

 $A \leqslant \frac{5 - R_{0 \times 0.5 \text{ mA} - 0.03}}{0.03}$

 $A \leqslant \frac{4.97 - R_0 \times 0.5 \text{mA}}{0.03}$

$$\begin{cases} A \leqslant \frac{4.97 - R_0 \times 0.5 mA}{0.03} \\ |A| = g_m R_0 = 2 mA_l \times R_0 \end{cases} \Rightarrow 2 mA_l \times R_0 \leqslant \frac{4.97 - R_0 \times 0.5 mA}{0.03}$$

→ 0.06
$$R_D$$
 + 0.5 R_D ≤ 4.97

0.56 R_D ≤ 4.97


→ R_D ≤ 8.875 k_D
 $R_{D_{max}} = 8.875$ k_D

Problem 6 (5 points)


Using the general weighted summer op-amp circuit provided below, design an op-amp circuit that provides

$$v_0 = 2v_1 + v_2 - 4v_3$$

where, v_1 , v_2 , and v_3 are the inputs.



Show your work.



Assume ideal op-amps: i+=i_=0

Negative feedback in both op-amps: V_=V+ in both op-amps

KCL at the inverting input terminal of op-amp1:

$$\frac{V_{1} - V_{-}}{R_{1}} + \frac{V_{2} - V_{-}}{R_{2}} = \frac{V_{-} - V_{0_{1}}}{R_{p_{1}}}$$


$$V_{-} = V_{+} = 0$$
 $\longrightarrow \frac{V_{1}}{R_{1}} + \frac{V_{2}}{R_{2}} = \frac{-V_{01}}{R_{1}} = \frac{-V_{01}}{R_{1}} = \frac{-R_{1}}{R_{1}} = \frac{-R_{1}}{R_{2}} = \frac{-R_{1}}{R_{1}} = \frac{-R_{1}}{R_{2}} = \frac{-R_{1}}{R_{1}} = \frac{-R_{1}$

Problem 6 (5 points)


Using the general weighted summer op-amp circuit provided below, design an op-amp circuit that provides

$$v_0 = 2v_1 + v_2 - 4v_3$$

where, v_1 , v_2 , and v_3 are the inputs.



Show your work.



KCL at the inverting input terminal of op-amp 2:

$$\frac{V_{0_1} - V_{-}}{R_4} + \frac{V_3 - V_{-}}{R_3} = \frac{V_{-} - V_{0}}{R_{f_0}}$$

$$V_{-} = V_{+} = 0$$
 $\longrightarrow \frac{V_{01}}{R_{4}} + \frac{V_{3}}{R_{3}} = \frac{-V_{0}}{R_{f_{2}}} \longrightarrow V_{0} = -\frac{R_{f_{2}}}{R_{4}} V_{01} + \frac{-R_{f_{2}}}{R_{3}} V_{3}$


$$V_{0_1} = \frac{-R \rho_1}{R_1} V_1 + \frac{-R \rho_1}{R_2} V_2$$

Problem 6 (5 points)

Using the general weighted summer op-amp circuit provided below, design an op-amp circuit that provides

$$v_0 = 2v_1 + v_2 - 4v_3$$

where, v_1 , v_2 , and v_3 are the inputs.



$$V_{0} = \frac{\binom{R_{f_{2}}}{R_{4}}\binom{R_{f_{1}}}{R_{1}}}{\binom{R_{f_{1}}}{R_{1}}}V_{1} + \frac{\binom{R_{f_{2}}}{R_{2}}\binom{R_{f_{1}}}{R_{2}}}{\binom{R_{f_{1}}}{R_{2}}}V_{2} - \frac{\binom{R_{f_{2}}}{R_{3}}}{\binom{R_{3}}{R_{3}}}V_{3}$$

$$V_{0} = 2V_{1} + 1 \times V_{2} - 4V_{3}$$

$$\frac{Rf_2}{R_3} = 4 \quad , \quad \text{select} \quad R_3 = 1 \, \text{k.r.} \quad , \quad Rf_2 = 4 \, \text{k.r.}$$

$$\left(\frac{Rf_2}{R_4}\right) \left(\frac{Rf_1}{R_2}\right) = 1 \quad , \quad \text{select} \quad R_4 = 4 \, \text{k.r.} \quad , \quad R_{f_1} = 1 \, \text{k.r.}$$

$$\left(\frac{Rf_2}{R_{f_1}}\right) \left(\frac{Rf_1}{R_1}\right) = 2 \quad \longrightarrow \quad R_1 = 0.5 \, \text{k.r.}$$