PART A


vending_machine_mealy.sv Design Code

```
ucsd > ece111 > HW > Homework6 > Lab6 > vending_machine > vending_machine_mealy > ≡ vending_machine_mealy.sv
      module vending_machine_mealy(
      input logic clk, rstn,
       input logic N, D,
       output logic open);
       // State encoding and state variables
       parameter[3:0] CENTS_0=4'b0001, CENTS_5=4'b0010, CENTS_10=4'b0100, CENTS_15=4'b1000;
       logic[3:0] present_state, next_state;
       logic r_N, r_D;
       always_ff@(posedge clk) begin
       if(!rstn) begin
        present_state <= CENTS_0;</pre>
          r_N <= 1'b0;
          r_D <= D;
          present_state <= next_state;</pre>
      always_comb begin
       next_state = present_state;
        open = 1'b0; // Default no output unless we reach 15 cents
        case (present_state)
         CENTS_0: begin
             next_state = CENTS_5;
            end else if (r_D) begin
            next_state = CENTS_10;
          CENTS_5: begin
           if (r_N) begin
            next_state = CENTS_10;
            end else if (r_D) begin
            next_state = CENTS_15;
open = 1'b1; // Immediate response to D in the 5-cent state
          CENTS_10: begin
           if (r_N) begin
            next_state = CENTS_15;
open = 1'b1; // Immediate response to N in the 10-cent state
            end else if (r_D) begin
            next_state = CENTS_0;
          CENTS_15: begin
if (r_N || r_D) begin
            next_state = CENTS_0;
          default: next_state = CENTS_0; // Default to initial state
      endmodule: vending_machine_mealy
```


vending_machine_mealy.sv Resource Usage Summary

Analysis & Synthesis Resource Usage Summary			
Resource	; Usage	;	
	+ ; 7	+ ;	
Combinational ALUTs	; 7	;	
Memory ALUTs	; 0	;	
LUT_REGs	; 0		
Dedicated logic registers	; 6		
Estimated ALUTs Unavailable	; 3		
Due to unpartnered combinational logic	; 3		
Due to Memory ALUTs	; 0		
Total combinational functions	; 7		
Combinational ALUT usage by number of inputs			
7 input functions	; 0		
6 input functions	; 3		
5 input functions	; 1		
4 input functions	; 1		
<=3 input functions	; 2		
Combinational ALUTs by mode			
	; 7		
extended LUT mode	; 0		
arithmetic mode	; 0		
shared arithmetic mode	; 0		
Estimated ALUT/register pairs used	; 10		
	; 6		
Dedicated logic registers	; 6		
I/O registers	; 0		
LUT_REGs	; 0		
I/O pins	; 5		
DSP block 18-bit elements	; 0		
Maximum fan-out node	; rstn~inpu	t;	
Maximum fan-out	; 6		
Total fan-out	; 49		
Average fan-out	; 2.13	:	


vending_machine_mealy.sv RTL viewer



vending_machine_mealy.sv post mapping viewer: not required




vending_machine_mealy.sv State Machine Viewer + State Transition Table



simulation transcript: not required (no print statements)

simulation wavelength results explanation:



The Mealy FSM determines its output based on both the current state and the immediate inputs. In our vending machine example, this means that the output signal open (which indicates candy is dispensed) can be asserted in the same clock cycle that an input change occurs if the right conditions are met. Specifically, in the Mealy FSM code, open is set to 1 as soon as the inputs (Nickel N or Dime D) add up to 15 cents, regardless of whether the FSM completes a full state transition.

For example:

- If the FSM is in the CENTS_5 state and a Dime (D) is deposited, open is asserted immediately, as the combinational logic recognizes that the total amount now meets the requirement.
- Similarly, in the CENTS_10 state, a Nickel (N) input would cause open to go high in the same cycle, as the total is now sufficient.

This characteristic allows the Mealy FSM to react instantly to input changes, reflecting its structure where outputs are directly tied to both states and inputs. In a waveform, open will toggle as soon as the cumulative inputs reach the threshold, even if the state is in transition. This immediate responsiveness is what makes the Mealy FSM have a longer design but faster in reacting to input conditions, which can be seen by the fewer changes in next state as compared to the Moore waveforms a few pages later.


vending_machine_moore.sv Design Code

```
ucsd > ece111 > HW > Homework6 > Lab6 > vending_machine > vending_machine_moore > ≡ vending_machine_moore.sv
      // Vending Machine RTL Code
      module vending machine moore(
       input logic clk, rstn,
       input logic N, D,
       output logic open);
       // state variables and state encoding parameters
       parameter[3:0] CENTS_0=4'b0001, CENTS_5=4'b0010, CENTS_10=4'b0100, CENTS_15=4'b1000;
       logic[3:0] present_state, next_state;
       always ff@(posedge clk) begin
        if (!rstn) begin
          present_state <= CENTS_0; // Reset to initial state</pre>
        end else begin
          present_state <= next_state; // Update state on clock edge</pre>
       always comb begin
        next_state = present_state;
        open = 1'b0;
        case (present_state)
        CENTS_0: begin
              next_state = CENTS_5;
            else if (D)
              next_state = CENTS_10;
          CENTS_5: begin
              next_state = CENTS_10;
              next_state = CENTS_15;
          CENTS_10: begin
           if (N)
              next_state = CENTS_15;
            else if (D)
              next_state = CENTS_0;
          CENTS_15: begin
 46
            open = 1'b1; // Dispense candy when we reach 15 cents
            if (N || D)
 48
              next_state = CENTS_0; // Reset to CENTS_0 after dispensing
          default: next_state = CENTS_0; // Default to initial state in case of unexpected state
      endmodule: vending_machine_moore
```


vending_machine_moore.sv Resource Usage Summary

Analysis & Synthesis Resource Usage Summary		
	Usage	-+ ;
	4	-+ ;
	4	•
Memory ALUTs ;	0	
	0	;
Dedicated logic registers ;	4	•
		•
stimated ALUTs Unavailable ;	3	;
Due to unpartnered combinational logic ;		;
	0	;
;		;
	4	:
Combinational ALUT usage by number of inputs ;		:
	0	:
	3	:
	1	
	0	:
	0	
Tiput runctions ,		
Combinational ALUTs by mode ;		
	4	
	0	
	0	
shared arithmetic mode ;	0	
j	7	
stimated ALUT/register pairs used ;	7	;
;		
,	4	
	4	
, ,	0	
LUT_REGs ;	0	
j		
[/O pins ;	5	
OSP block 18-bit elements ;	0	
	rstn~input	
Maximum fan-out ;	4	
	37	


vending_machine_moore.sv RTL viewer



vending_machine_moore.sv post mapping viewer: not required




vending_machine_moore.sv State Machine Viewer + State Transition Table



simulation transcript: not required (no print statements)

simulation wavelength results explanation:



The Moore FSM, in contrast to the Mealy, produces outputs based solely on the current state. In this vending machine design, open is asserted only when the FSM reaches a specific state, CENTS_15. The output does not directly depend on the inputs but is tied strictly to the state machine's progression.

For example:

- If the FSM is in CENTS_10 and a Nickel (N) is deposited, the FSM transitions to CENTS_15 on the next clock edge. Only upon reaching this state does open get asserted, indicating that candy is dispensed.
- Regardless of the exact timing of the N or D inputs, the Moore FSM will only set open to 1 when it is fully in the CENTS_15 state.


This state-based approach ensures that outputs are stable and change only when the FSM transitions to a new state. The Moore FSM structure is simpler in terms of length of code and less sensitive to rapid input fluctuations as outputs don't directly respond to inputs, but we can see how it requires more state transitions compared to the mealy waveforms.

PART B

sync_fifo.sv Design Code: not required sync_fifo.sv Resource Usage Summary

ucsd > ece111 > HW > Homework6 > Lab6 > sync_fifo > ≡ sync_fifo-R	ber	Nurce Heade S	ummary rnt
34 +			-+
35 ; Analysis & Synthesis Resource Usage Summary			;
36 +	-+-		+
37 ; Resource	;	Usage	;
38 +	-+-		+
39 ; Estimated ALUTs Used		231	;
40 ; Combinational ALUTs		231	;
41 ; Memory ALUTs 42 : LUT REGs		0	;
42 ; LUT_REGs 43 ; Dedicated logic registers		0 522	;
44 :		322	
45 ; Estimated ALUTs Unavailable	:	0	:
46 ; Due to unpartnered combinational logic	•		;
47 ; Due to Memory ALUTs		0	;
48 ;	;		;
49 ; Total combinational functions	;	231	;
50 ; Combinational ALUT usage by number of inputs	;		;
51 ; 7 input functions	;	0	;
52 ; 6 input functions		149	;
53 ; 5 input functions	;	72	;
54 ; 4 input functions	;	0	;
55 ; <=3 input functions	;	10	;
56 ; 57 : Combinational ALUTs by mode	;		;
57 ; Combinational ALUTs by mode 58 ; normal mode		231	
59 ; extended LUT mode	1	0	
60 ; arithmetic mode	:	0	:
61 ; shared arithmetic mode	:	0	;
62 ;	;		;
63 ; Estimated ALUT/register pairs used	;	737	;
64 ;	;		;
65 ; Total registers	;	522	;
66 ; Dedicated logic registers	;	522	;
67 ; I/O registers	;	0	;
68 ; LUT_REGs	;	0	;
69 ;	;		;
70 ;	;	70	;
71 ; I/O pins 72 ;		70	
73 ; DSP block 18-bit elements		0	
74 ;	:		:
75 ; Maximum fan-out node	:	clk~input	;
76 ; Maximum fan-out	;	522	;
77 ; Total fan-out	;	3463	;
78 ; Average fan-out	;	3.88	;
79 +	-+		+


sync_fifo.sv RTL viewer



sync_fifo.sv post mapping viewer: not required

sync_fifo.sv State Machine Viewer + State Transition Table: not required

full simulation transcript:



simulation wavelength results explanation:



In these waveforms, wr_clock and rd_clock are used to drive the write and read operations. At the beginning of the test, the reset signal is asserted to initialize the FIFO, setting both the write (wr_ptr) and read (rd_ptr) pointers to their starting positions and activating the fifo_empty flag, indicating that the FIFO has no data.

Once reset is de-asserted, wr_en is asserted on wr_clock edges to enable data to be written into the FIFO. Each rising edge of wr_clock with wr_en asserted results in a new value on data_in being stored in the FIFO memory. As data is written, the fifo_empty flag deactivates, showing that data is present in the FIFO. The fifo_full flag remains low until the FIFO reaches its maximum capacity, at which point fifo_full activates to prevent further writes.

In the read phase, rd_en is asserted on rd_clock edges, allowing data to be read from the FIFO in the order it was written (first-in, first-out). Each read operation updates data_out with the next value stored in the FIFO, demonstrating proper sequential data retrieval. As data is read out, the fifo_empty flag eventually reactivates, indicating that all data has been retrieved. Throughout this process, the FIFO handles data storage and retrieval, with fifo_full and fifo_empty flags functioning to manage read and write operations. The above snippets of the testbench confirms that the FIFO design works as intended, ensuring proper data ordering and flow control.

PART C

uart_rx.sv Design Code: only included modified code as it would've been too long.

```
ece111 > HW > Homework6 > Lab6 > uart_top > uart_rx > 🗧 uart_rx.sv
always_ff@(posedge clk) begin
       // Capture first data bit at midpoint
if (count == NUM_CLKS_PER_BIT-1) begin
            dout[0] <= rx; // Capture rx as
              count <= 0;
state <= RX_DATA_BIT1;</pre>
          end else begin

count <= count + 1;
end
     end

RX_DATA_BIT1: begin

if (count == NUM_CLKS_PER_BIT-1) begin

fort[1] <= rx; // Capture rx as the
                                                                                                   ece111 > HW > Homework6 > Lab6 > uart top > uart rx > \equiv uart rx.sv
                                                                                                    always_ff@(posedge clk) begin
            state <= RX_DATA_BIT2;
                                                                                                            RX DATA BIT5: begin
          end else begin
count <= count + 1;
                                                                                                          RX_DATA_BIT6: begin
if (count == NUM_CLKS_PER_BIT-1) begin
        RX_DATA_BIT2: begin
                                                                                                              dout[6] <= rx; // Capture rx as
count <= 0;</pre>
          if (count == NUM_CLKS_PER_BIT-1) begin
  dout[2] <= rx; // Capture rx as the third data bit</pre>
            count <= 0;
state <= RX_DATA_BIT3;</pre>
          end else begin
count <= count + 1;</pre>
                                                                                                           RX DATA BIT7: begin
                                                                                                             if (count == NUM_CLKS_PER_BIT-1) begin
| dout[7] <= rx; // Capture rx as the eighth data bit
        RX_DATA_BIT3: begin
                                                                                                               count <= 0;
state <= RX_STOP_BIT;</pre>
          if (count == NUM_CLKS_PER_BIT-1) begin
| dout[3] <= rx; // Capture rx as the fourth data bit
            count <= 0;
state <= RX_DATA_BIT4;</pre>
                                                                                                               count <= count + 1;
           end else begin
            count <= count + 1;
                                                                                                            if (count == NUM_CLKS_PER_BIT-1) begin
       RX_DATA_BIT4: begin
  if (count == NUM_CLKS_PER_BIT-1) begin
                                                                                                                if (rx == 1) begin // Stop bit should be high
done <= 1; // Indicate that data is ready</pre>
                                                                                                                  state <= RX_IDLE; // Return to idle state after a valid stop bit
            count <= 0:
                                                                                                                  state <= RX_IDLE; // Error in stop bit, reset to idle
            state <= RX_DATA_BIT5;
          end else begin
count <= count + 1;
                                                                                                               count <= 0;
                                                                                                              count <= count + 1:
                                                                                                           RX_DATA_BIT5: begin
          if (count == NUM_CLKS_PER_BIT-1) begin
| dout[5] <= rx; // Capture rx as the sixth data bit
            count <= 0;
state <= RX_DATA_BIT6;</pre>
           end else begir
```


uart_rx.sv Resource Usage Summary

ucsd >	ece111 > HW > Homework6 > Lab6 > uart_top > uart_rx > u	art_rx-Resource	Usage Summary.rpt
36	+	-+	-+
37	; Resource	; Usage	;
38	+	-+	-+
39	; Estimated ALUTs Used	; 31	;
40	; Combinational ALUTs	; 31	;
41	; Memory ALUTs	; 0	;
42	; LUT_REGs	; 0	;
43	; Dedicated logic registers	; 24	;
44	;	3	;
45	; Estimated ALUTs Unavailable	; 14	;
46	; Due to unpartnered combinational logic		;
47	; Due to Memory ALUTs	; 0	;
48	;	;	;
49	; Total combinational functions	; 31	;
50	; Combinational ALUT usage by number of inputs	3	;
51	; 7 input functions	; 1	;
52	; 6 input functions	; 13	;
53	; 5 input functions	; 5	;
54	; 4 input functions	; 9	;
55	; <=3 input functions	; 3	;
56	, , , , , , , , , , , , , , , , , , , ,	;	;
57	; Combinational ALUTs by mode	;	;
58	; normal mode	; 30	;
59	; extended LUT mode	; 1	;
60	; arithmetic mode	; 0	;
61	; shared arithmetic mode	; 0	;
62	;	; . 45	;
63	; Estimated ALUT/register pairs used	; 45	;
64	;	; . 24	;
	; Total registers	; 24	;
	; Dedicated logic registers	; 24 . a	
67 68	; I/O registers	; 0	;
69	; LUT_REGs	; 0	
70	;		
70	; ; I/O pins	; ; 12	
72	, 1/0 pins	, 12	,
73	; DSP block 18-bit elements	, ; 0	,
74	· ·		
75	; ; Maximum fan-out node	; clk~input	
76	; Maximum fan-out node ; Maximum fan-out	; 24	
77	; Total fan-out	; 234	
78	; Average fan-out	; 2.96	
76 79	, Average ran-out	, 2.50	,
13		- 	-

uart_rx.sv RTL viewer: not required


uart_rx.sv post mapping viewer: not required

uart_rx.sv State Machine Viewer + State Transition Table: (table too large for 1 photo)




full simulation transcript:


simulation snapshots + explanations:



zoomed to match waveform view 1 in the writeup. this view shows the changes in the start bit, displaying going through all of the states. it shows when the first byte is received by uart_rx and done is set to 1 once all of the start bit, 8 data bits, and stop bit are serially transmitted. it also shows the beginning of the second byte received. in this screenshot the byte_data is still in the wrong radix (not hexadecimal), but we see it stay constant as it is provided by the testbench to see if we are accurately receiving the information. see previous page of simulation transcripts confirming that we do indeed get the correct byte received.



zoomed to match waveform view 2 in the writeup. view 2 highlights the 16 clocks per rx serial bit for NUM_CLKS_PER_BIT=16. We also see that we sample rx=0 start bit at the midpoint when the count is 7, and when count is 15 we sample the first data bit at the midpoint.



zoomed to match waveform view 3 in the writeup. view 3 highlights the four parallel 8-bit douts and confirming that they are correct and match with the byte_data provided by the testbench.

These 3 views of the waveforms as well as the correct output given by the transcript collectively demonstrate that the design of uart_rx operates as expected, with correct state transitions, bit sampling, and data reconstruction. The done signal accurately indicates when a byte is ready, and dout matches the expected values from byte_data, verifying the reliability of the UART receiver design.

uart_top.sv Design Code:

```
ucsd > ece111 > HW > Homework6 > Lab6 > uart_top > ≡ uart_top.sv
      module uart top #(parameter NUM CLKS PER BIT=16)
      (input logic tx clk, tx rstn, rx clk, rx rstn,
       input logic[7:0] tx_din,
       input logic tx_start,
       output logic tx done, rx done,
       output logic[7:0] rx_dout);
      // uart_rx "rx" signal
      logic serial_data_bit;
      // Instantiate uart transmitter module
      uart_tx #(.NUM_CLKS_PER_BIT(NUM_CLKS_PER_BIT)) uart_tx_inst (
          .clk(tx clk),
          .rstn(tx_rstn),
 18
          .din(tx_din),
          .start(tx_start),
 20
          .done(tx_done),
          .tx(serial data bit) // Output of transmitter connected to serial line
      );
 23
      // Instantiate uart receiver module
      uart rx #(.NUM CLKS PER BIT(NUM CLKS PER BIT)) uart rx inst (
          .clk(rx_clk),
          .rstn(rx rstn),
          .rx(serial_data_bit), // Connect transmitter output to receiver input
 28
          .done(rx done),
          .dout(rx_dout)
      );
      endmodule: uart top
```


uart_top.sv Resource Usage Summary

uccd \	occ111 \ HW \ Homeworks \ Labs \ wart ton \ E wart ton Do		urco Heaga Cura	
ucsd /	ece111 > HW > Homework6 > Lab6 > uart_top > uart_top-Re	SO.	urce Usage Sumn	nary
34	+			-+
35	; Analysis & Synthesis Resource Usage Summary			:
36	+	+		-+
37	; Resource	;	Usage	;
38	+	+		-+
39	; Estimated ALUTs Used	;	50	;
	; Combinational ALUTs	;	50	;
41	; Memory ALUTs	;	0	;
42	; LUT_REGs	;	0	;
43	; Dedicated logic registers	;	38	;
44	;	;		;
45	; Estimated ALUTs Unavailable	1	23	;
46	; Due to unpartnered combinational logic			;
47	; Due to Memory ALUTs	;	0	j
48	;	;		;
49	; Total combinational functions	;	50	;
50	; Combinational ALUT usage by number of inputs	;		;
51	; 7 input functions	•	3	;
52	; 6 input functions	1	20	;
53	; 5 input functions		10	;
54	; 4 input functions		12	;
55	; <=3 input functions	;	5	;
56	;	;		;
57	; Combinational ALUTs by mode	į	47	;
58	; normal mode	1	47	;
59 60	; extended LUT mode ; arithmetic mode		3	;
61	: shared arithmetic mode	•	0	<i>.</i>
62	; snared arithmetic mode	;	0	;
63	, ; Estimated ALUT/register pairs used		73	
64				
65	, ; Total registers		38	
66	; Dedicated logic registers	1	38	:
67	; I/O registers	:	0	;
68	; LUT_REGs	:	0	:
69	:	:		;
70		:		;
71	; I/O pins	;	23	;
72	i	;		;
73	; DSP block 18-bit elements	;	0	;
74	;	;		;
75	, ; Maximum fan-out node	;	rx_clk~input	;
76	; Maximum fan-out		24	;
77	; Total fan-out		376	;
78	; Average fan-out	;	2.81	;
79				

uart_top.sv RTL viewer: not required

uart_top.sv post mapping viewer: not required

uart_top.sv State Machine Viewer + State Transition Table: (table too large for 1 photo)



full simulation transcript:

```
add wave sim:/uart_top_testbench/*

VSIMS> run -all

# Test Passed - Correct Byte Received time= 3150 expected=a5 actual=a5

# Test Passed - Correct Byte Received time= 6430 expected=a8 actual=a8

# Test Passed - Correct Byte Received time= 9710 expected=ab actual=ab

# Test Passed - Correct Byte Received time= 12990 expected=ab actual=ab


# Test Passed - Correct Byte Received time= 12990 expected=ab actual=ae

# ** Note: $finish : C:/Users/Ryo Andrew Onozuka/Documents/GitHub/notes/ucsd/ecell1/HW/Homework6/Lab6/uart_top_testbench.sv(109)


# Time: 13650 ns Iteration: 0 Instance: /uart_top_testbench

# Break in Module uart_top_testbench at C:/Users/Ryo Andrew Onozuka/Documents/GitHub/notes/ucsd/ecell1/HW/Homework6/Lab6/uart_top/uart_top_testbench.sv line 109
```

simulation snapshot + explanation:



initial snapshot



second snapshot taken to match the waveforms particularly focused on in the writeup. this view shows the tx and rx signals, which displays how the serial data is transmitted by uart_tx and received by uart_rx. uart_rx converts the serial data into parallel 8-bit data which can be seen at rx dout.

The waveform and testbench output demonstrate the correct operation of the uart_top module, which integrates UART transmission and reception. After initialization, the testbench provides 8-bit values to tx_din and asserts tx_start to begin each transmission. The transmitter sends each byte serially through the tx line, which is directly connected to the rx input of the receiver. This serial data includes a start bit, 8 data bits, and a stop bit. When the receiver completes each byte, it asserts rx done, indicating that the received byte is available on rx dout.

The testbench verifies that rx_dout matches the expected tx_din values, and each successful reception is confirmed by messages in the output, showing matching expected and actual byte values with accurate timestamps. This process is repeated for four bytes, demonstrating that the uart_top module reliably transmits and receives data with correct timing and data integrity. The waveforms confirm each step, from start to stop bit, ensuring that the design meets the requirements for UART communication.

uart_rx_control.sv Design Code:

```
cont > cent > cent
```

```
ued > eest11 > HWV > Homeworks > Labs > uert_recording > E uert_record
```

uart_rx_control.sv Resource Usage Summary


	ece111 > HW > Homework6 > Lab6 > uart_control_system > =	uar	t rx control-l	Resource Usage Summary.rpt
36	+	-+-		·+
37	; Resource	;	Usage	;
38	+	-+-		+
39	; Estimated ALUTs Used		86	;
40	; Combinational ALUTs		86	;
41	; Memory ALUTs	;	0	;
42	; LUT_REGs	-	0	;
43	; Dedicated logic registers	;	56	;
44	;	;		;
	; Estimated ALUTs Unavailable	;		;
46	; Due to unpartnered combinational logic			;
47	; Due to Memory ALUTs	;	0	;
48	; . Total combinational functions	;	96	;
49	; Total combinational functions	•	86	,
50	; Combinational ALUT usage by number of inputs		٥	;
51	; 7 input functions	;		;
52	; 6 input functions	;		
53	; 5 input functions	;		;
54	; 4 input functions	1	46	;
55 56	; <=3 input functions		34	;
57	; ; Combinational ALUTs by mode			;
58	; normal mode		54	
59	; extended LUT mode		0	
60	; arithmetic mode		32	
61	; shared arithmetic mode	;		
62			Ü	
63	; Estimated ALUT/register pairs used	•	92	:
64	:	:		:
	; Total registers	:	56	;
66	; Dedicated logic registers		56	i
67	; I/O registers		0	;
68	; LUT_REGs	-	0	;
69	;	;		;
70	;	;		;
71	; I/O pins	;	25	;
72	;	;		;
73	; DSP block 18-bit elements	;	0	;
74	;	;		;
75	; Maximum fan-out node	;	clk~input	;
76	; Maximum fan-out	;	56	;
77	; Total fan-out	;	494	;
78	; Average fan-out	;	2.57	;
79	+	-+-		+
00				


Andrew Onozuka A16760043 ECE 111 HW6 | 11/13/2024

uart_rx_control.sv RTL viewer: not required

uart_rx_control.sv post mapping viewer: not required

uart_rx_control.sv State Machine Viewer + State Transition Table:





X		Source State	Destination State	Condition			
Ţ	1	IDLE	WAIT	(rstn)			
	2	IDLE	IDLE	(!rstn)			
	3	WAIT	WAIT	(!uart_rx_done).(LessThan0).(rstn)			
	4	WAIT	WRITE	(uart_rx_done).(LessThan0).(rstn)			
	5	WAIT	IDLE	(!LessThan0) + (LessThan0).(!rstn)			
ele	6	WRITE	WAIT	(rstn)			
Table	7	WRITE	IDLE	(!rstn)			
State	(Transitions	Encoding				
				100% 00:00:01			

uart_tx_control.sv Design Code:

```
Journal of the Thomsone (2 land 2 land, control, young a F unit, control to the second state of the second
```

```
about 7 (consider Ch) begin

allows, fig. Consider Ch) begin

color be
```


uart_tx_control.sv Resource Usage Summary

re111 > HW > Homework6 > Lab6 > uart_control_system > \boxed{\overline}		Resource Us
+; Analysis & Synthesis Resource Usage Summary		;
Resource	; Usage	;
+; Estimated ALUTs Used	; 90	;
•	; 90	;
; Memory ALUTs	; 0	;
; LUT_REGs	; 0	;
; Dedicated logic registers	; 52	;
;	;	;
; Estimated ALUTs Unavailable	; 7	;
; Due to unpartnered combinational logic		;
; Due to Memory ALUTs	; 0	;
;	;	;
; Total combinational functions	; 90	;
; Combinational ALUT usage by number of inputs	;	;
; 7 input functions	; 0	;
; 6 input functions	; 7	;
; 5 input functions	; 35	;
; 4 input functions	; 11	;
; <=3 input functions	; 37	;
; ; Combinational ALUTs by mode	;	;
; normal mode	; 58	
; extended LUT mode	; 0	
; arithmetic mode	; 32	
; shared arithmetic mode	; 0	
:	:	:
, ; Estimated ALUT/register pairs used	; 97	:
;	;	;
; Total registers	; 52	;
; Dedicated logic registers	; 52	;
; I/O registers	; 0	;
; LUT_REGs	; 0	;
;	;	;
;	;	;
; I/O pins	; 26	;
;	;	;
; DSP block 18-bit elements	; 0	;
;	;	;
; Maximum fan-out node	; clk~input	;
; Maximum fan-out	; 52	;
; Total fan-out	; 532	;
; Average fan-out	; 2.74	;
	+	+

uart_tx_control.sv RTL viewer: not required

uart_tx_control.sv post mapping viewer: not required

uart_tx_control.sv State Machine Viewer + State Transition Table:



uart_control_system.sv Design Code:


```
ucsd > ece111 > HW > Homework6 > Lab6 > uart_control_system > ≡ uart_control_system.sv
      module uart_control_system #(parameter NUM_CLKS_PER_BIT=16, parameter NUM_OF_BYTES=4)
        input logic clock, rstn, // posedge clock and synchronous active low reset
        output logic[3:0] mem_write_addr, // memory write address generated to write RAM in testbench
        output logic[7:0] mem_write_data, // memory write data generated to write data to RAM in testbench
        output logic mem_write_enable, // memory write enable generated to enable writing to RAM in testbench
        input logic[7:0] mem_read_data, // memory read data returned from ROM in testbench
        output logic[3:0] mem_read_addr, // memory read address generated to read ROM in testbench
        output logic mem_read_enable, // memory read enable generated to enable reading of ROM in testbench
       output logic transmission_done, // indicates all data bytes have been transmitted by uart tx control system
       output logic message_received // indicates all data bytes have been received by uart rx control system
      logic tx_start;
      logic tx_done;
      logic [7:0] tx_data;
      logic [7:0] rx_data;
      logic rx_done;
      uart_tx_control #(.NUM_OF_BYTES(NUM_OF_BYTES)) tx_control_fsm(
       .clk(clock),
        .rstn(rstn),
        .mem_read_data(mem_read_data), // connect to mem_read_data input primary port
        .mem_read_addr(mem_read_addr), // connect to mem_read_addr output primary port
        .mem_read_enable(mem_read_enable), // connect to mem_read_enable output primary port
        .transmission_done(transmission_done), // connect to transmission_done output primary port
        .uart_tx_done(tx_done), // connect to tx_done coming from uart_top module instance
        .uart_tx_data(tx_data), // connect to tx_data going into uart top module instance
        .uart_tx_start(tx_start) // connect to tx_start going into uart_top module instance
      // Note : Student to make connections below for uart_rx_control module instantiation
      uart_rx_control #(.NUM_OF_BYTES(NUM_OF_BYTES)) rx_control_fsm(
        .clk(clock),
        .rstn(rstn),
        .mem_write_data(mem_write_data), // connect to mem_write_data output primary port
        .mem_write_addr(mem_write_addr), // connect to mem_write_addr output primary port
        .mem_write_enable(mem_write_enable), // connect to mem_write_enable output primary port
        .message_received(message_received), // connect to message_received output primary port
        .uart_rx_done(rx_done), // connect to rx_done coming from uart_top module instance
        .uart_rx_data(rx_data) // connect to rx_data coming from uart_top module instar
       // See definition of uart_top in uart_top.sv
      uart_top #(.NUM_CLKS_PER_BIT(NUM_CLKS_PER_BIT)) uart_top_inst(
       .tx_clk(clock),
        .tx_rstn(rstn),
        .rx_clk(clock),
        .rx_rstn(rstn),
        .tx_start(tx_start), // connected to uart_tx_start port of uart_tx_control module instance
        .tx_done(tx_done), // connected to uart_tx_done port of uart_tx_control module instance
        .tx_din(tx_data), // connected to uart_tx_data port of uart_tx_control module instance
        .rx_done(rx_done), // connected to uart_rx_done port of uart_rx_control module
        .rx_dout(rx_data) // connected to uart_rx_data port of uart_rx_control module instance
      endmodule : uart_control_system
```

uart_control_system.sv Resource Usage Summary

ucsd > ece111 > HW > Homework6 > Lab6 > uart_control_system > =	uart_control_system-Resource Usage Summary.rpt
34 +	:
36 +	+
37 ; Resource	; Usage ;
38 +	++
<pre>39 ; Estimated ALUTs Used</pre>	; 227 ;
40 ; Combinational ALUTs	; 227 ;
41 ; Memory ALUTs	; 0 ;
42 ; LUT_REGs	; 0 ;
43 ; Dedicated logic registers	; 146 ;
44 ;	; ;
45 ; Estimated ALUTs Unavailable	; 29 ;
46 ; Due to unpartnered combinational logic	
47 ; Due to Memory ALUTs 48 ;	; 0 ;
40 ; 49 ; Total combinational functions	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
50 ; Combinational ALUT usage by number of inputs	
51 ; 7 input functions	, ,
52 ; 6 input functions	; 31 ;
53 ; 5 input functions	: 12 :
54 ; 4 input functions	; 97
55 ; <=3 input functions	: 84
56	
57 ; Combinational ALUTs by mode	;
58 ; normal mode	; 160 ;
59 ; extended LUT mode	; 3 ;
60 ; arithmetic mode	; 64 ;
61 ; shared arithmetic mode	; 0 ;
62 ;	;
63 ; Estimated ALUT/register pairs used	; 262 ;
64 ;	3
65 ; Total registers	; 146 ;
66 ; Dedicated logic registers	; 146 ;
67 ; I/O registers	; 0 ;
68 ; LUT_REGs 69 :	; 0 ;
70 :	
70 ; 71 ; I/O pins	; ; ;
72 :	
73 ; DSP block 18-bit elements	; 0 ;
74 ;	: :
75 ; Maximum fan-out node	; clock~input ;
76 ; Maximum fan-out	; 146 ;
77 ; Total fan-out	; 1306 ;
78 ; Average fan-out	; 3.02
79 +	+

uart_control_system.sv RTL viewer: not required
uart_control_system.sv post mapping viewer: not required

uart control system.sv State Machine Viewer + State Transition Table:




full simulation transcript:

```
mpiling module uart_tx_control
Top level modules:

uart_tx_control
End time: 17:42:08 on Nov 13,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
dod68m voim work.uart_control_system_testbench
voim work.uart_control_system_testbench
Start time: 17:42:10 on Nov 13,2024
Loading sy_std.std
Loading sy_std.std
Loading work.uart_control_system_testbench
Loading work.uart_control_system
Loading work.uart_control
Loading work.uart_m_control
Loading work.uart_m_control
Loading work.uart_m_control
Loading work.uart_tx
Loading work.uart_tx
Loading work.uart_tx
   Top level modules:
```

simulation snapshot + explanation:



waves are matched and ordered to be consistent with the provided snapshot in the writeup. the rom and ram show that we originally start with 00 00 00 and as data bytes are received from uart_rx they are written in ram by rx_control. if we zoom in at the end, we can see that ram fully matches the rom



To summarize all of part c, the modules in the UART Control System handle data flow from ROM to RAM via UART transmission. The uart_tx_control module reads bytes from the ROM, manages the read address, and initiates UART transmission through the uart_top module, which handles bit-by-bit serial transmission of each byte. Meanwhile, uart_rx_control awaits the serial data from uart_top, assembles the bits back into bytes, and writes each byte sequentially into the RAM.

This process is synchronized, ensuring that each byte is only read from ROM and transmitted once the previous byte has been sent and acknowledged by the UART system. uart_tx_control and uart_rx_control work with clear handshakes, where tx_start signals transmission start and tx_done and rx_done verify that each byte is fully transmitted and received. The system ensures each byte received by uart_rx_control is written correctly to RAM with proper addresses, maintaining data integrity and flow control.

The test output confirms that all received bytes match the expected data, proving that the whole system is able to work together accurately.