Lecture 8: Blocking vs. Non Blocking II

UCSD ECE 111

Prof. Farinaz Koushanfar

Fall 2024

Important announcements (Details in Canvas)

- **Prof office hours next week:** Thurs 10/31 from 12-2pm or by email appointment
- TA office hours: are now MWF 9-11am for Fall'24
 - Zoom Meeting ID: 948 6397 0932; Passcode 004453
 - https://ucsd.zoom.us/j/94863970932?pwd=iXcQXbLYjOaAQTdOJlrmglCYMSyeir.1
- TA Discussion session: Wed 4-4:50PM (in person) Location: CNTRE 214
- Oct 15: Homework 3 was posted on Canvas
 - O Due on Wednesday, 10/23/24
- Oct 22: Homework 4 was posted on Canvas
 - Due on Wed Oct 30, 10/30/24
 - Late homework policy: Max of 2 late days, with 20% grade reduction per day

Homework 4 overview

- Design of Linear Feedback Shift Register (LFSR), Barrel Shifter, Gray to Binary Code Convertor
- You will learn how to:
 - Create synthesizable SystemVerilog code
 - Better learn how to use testbenches
 - Design functional SystemVerilog code that can compile post synthesis.
- There will be three parts for this homework:
 - Homework-4a: Developing a Synthesizable SystemVerilog Model for a Linear Feedback Shift Register (LFSR)
 - Homework-4b: Developing a synthesizable SystemVerilog model of a Barrel Shifter
 - Homework-4c: Developing a synthesizable SystemVerilog model of a Gray to Binary Code Convertor

Recap

Blocking vs. Non Blocking

Blocking

- Evaluation and assignment in a single step
 - Expression on RHS of (=) assignment is evaluated and the variable on LHS is updated immediately before the next sequential statement in the procedural block is evaluated and executed
- Each blocking assignment statement executes sequentially in the order it is specified in a procedural block
 - Order matters!
- Used to model combinational logic

Non-blocking


```
sum <= a + b;
prod <= sum * c;
```

- Evaluation and assignment in two separate steps
 - Expression on RHS of (=) assignment is evaluated but the LHS variable is update is postponed till all the statements in the procedural block are evaluated and executed
- Each nonblocking assignment statement executes concurrently (i.e., in parallel) without blocking each other
 - Order does not matter!
- Used to model sequential logic

Which Code would swap a_swap and b_swap?


```
module blocking_assignment (
input logic clock, rst, a, b,
output logic a_swap, b_swap
);

always@(posedge rst, posedge clock)
begin
if (rst == 1) begin
a_swap = a;
b_swap = b;
end
else begin
a_swap = b_swap;
b_swap = a_swap;
end
end
end
endmodule
```



```
module non_blocking_assignment (
input logic clock, rst, a, b,
output logic a_swap, b_swap
);

always@(posedge rst, posedge clock)
begin
if (rst == 1) begin
a_swap <= a;
b_swap <= b;
end
else begin
a_swap <= b_swap;
b_swap <= a_swap;
end
end
end
end
endmodule
```



The Final (p,q) Values at the Next Clock Edge...

• Assume Initial Value of p=5 and q=8

```
always@ (posedge clock) begin p = q; end always@ (posedge clock) begin q = p; end
```

Both always blocks will execute concurrently and there is a race condition between two always procedural assignments

Two possibilities:

- p=8 and q=8
- 2. p=5 and q=5

No swapping of values of p and q in either case!

```
always@(posedge clock) begin
p = q;
q = p;
end
```

Simulator will execute p = qstatement first and then execute the statement q = p

One possibility:

• p=8 and q=8

No swapping of values of p and q!

```
always@(posedge clock) begin

tmp1 = p;

tmp2 = q;

p = tmp2;

q = tmp1;

end
```

Simulator will execute four statements in order: (i) tmp1 = p, (ii) tmp2 = q, (iii) p = tmp2, (iv) q = tmp1.

One possibility:

• p=8 and q=5

Swapping of values of p and q happens!

The Final (p,q) Values at the Next Clock Edge...

Assume Initial Value of p=5 and q=8

```
always@ (posedge clock) begin

#0 p = q;
end
always@ (posedge clock) begin
q = p;
end
```

q=p statement will always execute before the p=q statement as the #0 delay pushes the first statement to the "Inactive Region"


Single possibiliy:

1. p=5 and q=5

No swapping of values of p and q in either case!

Synthesis of Blocking and Non Blocking Assignments

Which code would synthesis a D-FF?



Combinational Logic: Blocking vs. Non!


```
module blocking_comb (
  input logic a, b, c,
  output logic f
);
logic w;
always @(*) begin
  w = a \mid b;
  f = w \& c;
end
endmodule: blocking_comb
```

```
module non_blocking_comb (
  input logic a, b, c,
  output logic f
logic w;
always @(*) begin
  w \leq a \mid b;
  f \le w \& c
end
endmodule: non_blocking_comb
```

Combinational Logic: Blocking vs. Non!

```
module blocking_comb (
    input logic a, b, c,
    output logic f
);


always @(*) begin
    f = a | b;
    f = f & c;
end
endmodule: blocking_comb
```



```
module non_blocking_comb (
    input logic a, b, c,
    output logic f
);

always @(*) begin
    f <= a | b;
    f <= f & c;
end
endmodule: non_blocking_comb
```

Synthesis compiler can provide ambiguous netlist results when the same net is simultaneously driven by multiple non-blocking




Sequential Logic: Blocking vs. Non!

```
module blocking_seq (
    input logic clk, d,
    output logic q1, q2
);

always @(posedge clk) begin
    q1 = d;
    q2 = q1;
    end
    dis not connected to q2 and
    do din the same clock cycle
    endmodule: blocking_seq
```


Synthesis compiler will create two registers in parallel



```
module non_blocking_seq (
   input logic clk, d,
   output logic q1, q2
);

always @(posedge clk) begin
   q1 <= d;
   q2 <= q1;
   end
end
endmodule: non_blocking_seq
```

Synthesis compiler will create two serially chained registers and circuit will behave as a two bit shift register




Sequential Logic: Blocking vs. Non!

```
module <a href="mailto:shift_register_1">shift_register_1</a> (
                                                        module shift_register_2 (
                                                                                                                 module incorrect_shift_register (
  input logic clk, d,
                                                           input logic clk, d,
                                                                                                                    input logic clk, d,
  output logic q
                                                           output logic q
                                                                                                                    output logic q
logic[2:0] t;
                                                        logic[2:0] t;
                                                                                                                 logic[2:0] t;
always@(posedge clk)
                                                                                                                 always@(posedge clk)
                                                        always@(posedge clk)
begin
                                                        begin
                                                                                                                 begin
  t[0] <= d;
                                                           q = t[2];
                                                                                                                    t[0] = d;
  t[1] \le t[0];
                                                                                                                    t[1] = t[0]:
                                                           t[2] = t[1];
  t[2] \le t[1];
                                                           t[1] = t[0];
                                                                                                                    t[2] = t[1];
  q <= t[2];
                                                           t[0] = d;
                                                                                                                    q = t[2];
end
                                                        end
                                                                                                                 end
                                                        endmodule
endmodule
                                                                                                                 endmodule
         clk~input
                                                                        q~reg0
                                                                                                                    clk~input
                                                                                                                                    q~reg0
                                                          t[2]
                                                                                     q~output
                                                                                                           clk
                                                                                                                                               q~output
                                           t[1]
                                                                                                                                    CLK
          IO_IBUF
                           t[0]
                                                                                                                    IO_IBUF
                                                         >CLK
                                         CLK
                                                                                     IO OBUF
                                                                                                                    d~input
                                                                                                                                               IO OBUF
          d~input
                                                                                                                    IO IBUF
          IO_IBUF
```

Reordered Blocking Assignments for Sequential can lead to Inconsistencies...


```
module <a href="mailto:shift_register_2">shift_register_2</a> (
  input logic clk, d,
   output logic q1, q2
always@(posedge clk)
begin
   q1 = d;
   q2 = q1;
endmodule
                   q1~reg0
              1'h0
                   SCLR
                   q2~reg0
             1'h0 SCLR
```




Reordered Blocking Assignments for Sequential provides **Consistent Results**

```
module <a href="mailto:shift_register_1">shift_register_1</a> (
                                                                                                        module <a href="mailto:shift_register_2">shift_register_2</a> (
  input logic clk, d,
                                                                                                          input logic clk, d,
   output logic q
                                                                                                          output logic q
logic[2:0] t;
                                                                                                       logic[2:0] t;
always@(posedge clk)
                                                                                                        always@(posedge clk)
begin
                                                                                                        Begin
  t[0] <= d;
                                                                                                          q \le t[2];
  t[1] \le t[0];
                                                                                                          t[1] \le t[0]:
  t[2] <= t[1];
                                                                                                          t[0] \le d;
  q \le t[2];
                                                                                                          t[2] \le t[1];
                                                                                                        end
end
endmodule
                                                                                                        endmodule
                                         clk~input
                                                                                                                q~reg0
                                                                                                t[2]
                                                                                                                             q~output
                                                                               t[1]
                                                             t[0]
                                          IO IBUF
                                                                                                                                           > q
                                                                                              >CLK
                                                                             > CLK
                                                                                                                             IO OBUF
                                          d~input
                                          IO IBUF
```

Splitting Blocking Assignments in Separate always Blocks





Note: However in simulation due to race condition between two always procedural block based on which always block executes first it might behave as a 2-bit shift register or 1-bit parallel registers.

- If always block with q2=q1 assignment executes first over other always block having q1=d then circuit will behave as a 2-bit shift register
- If always block with q1=d assignment executes first over other always block having q2=q1 then circuit will behave as
 1-bit parallel register

Guidelines: Blocking and Non-Blocking Assignments

- 1. Use non-blocking assignments inside always_ff (next lecture) procedural blocks to model synchronous sequential logic
- 2. Use blocking assignments inside always_comb (next lecture) procedural blocks to model combinational logic
- 3. Do not make assignments to the same signal in more than one always statement or continuous assignment always@(a.b) begin

always@(a,b) begin c <= a + b; c <= a * b; end

4. Do not mix blocking and non-blocking assignments in the same always block


Procedural Assignments with Delays

Inter and Intra-Delay Syntax

- Inter assignment delay (delay on the LHS)
 - Execution of the entire statement is delayed
 - Syntax: #<delay> <LHS> = <RHS>
 - Example: #5 a = b | c;
- Intra assignment delay (delay on the RHS)
 - Only the RHS of the assignment operator is delayed
 - Syntax: $\langle LHS \rangle = \#\langle delay \rangle \langle RHS \rangle$
 - Example: q <= #5 (a & b) | c;

Sequential Procedural Assignments with Inter-Delays

- A sequential blocking assignment evaluates and assigns before continuing within procedural block
 - Timing control before an assignment statement (inter assignment delay) will postpone when the next statement is evaluated and updated
 - Order of evaluation is deterministic



Sequential Procedural Assignments with Inter-Delays

- Timing control before a non-blocking assignment statement (inter assignment delay) will postpone when the next assignment is evaluated and updated
 - Order of evaluation is deterministic


```
always@(posedge clk) begin


a <= 1;   Evaluate RHS immediately; then assign to 'a' at the end of the time step

#4 b <= a + 2;   Delay 4 time units due to inter assignment delay, then evaluate RHS; then assign

end   to 'b' at the end of time step (1 clock period + 4ns)
```

Simulation Output Assume At Ons a=0, b=0 At 1st posedge clk, a=1 At 1st posedge clk+4ns, b=3





Concurrent Procedural Assignment with Inter-Delays

- Concurrent blocking assignments have unpredictable results due to race condition
 - Order of concurrent evaluation is indeterministic and unpredictable simulation result!

```
always@(posedge clk) begin

#4 a = a + 2; Delay 4 time units due to inter assignment delay, then evaluate RHS and end assign to 'a', immediately


always@(posedge clk) begin

#4 b = a + 3; Delay 4 time units due to inter assignment delay, then evaluate RHS and end assign to 'b', immediately
```

Simulation Output
Assume At Ons a=0, b=0

Unpredictable Result !!

new value of 'b' could be
evaluated before or after 'a'
changes



Note: Result shown above is in case when simulator evaluates 'b' after 'a' is evaluated

Concurrent Procedural Assignment with Inter-Delays

- Concurrent non-blocking assignments have predictable results
 - Order of concurrent evaluation is indeterministic, but predictable simulation result!

```
always@(posedge clk) begin

#4 a <= a + 2;  Delay 4 time units due to inter assignment delay, then evaluate RHS; then assign to 'a' at the end of time step (1 clock period + 4ns)


always@(posedge clk) begin

#4 b <= a + 3;  Delay 4 time units due to inter assignment delay, then evaluate RHS; then assign to 'b' at the end of time step (1 clock period + 4ns)
```

Simulation Output
Assume At Ons a=0, b=0

Predictable Result!!

After 1st posedge clk + 4ns a=2 and b=3




Procedural Concurrent Assignments with Intra-Delays

- Blocking statements evaluated and assigned sequentially
- Right-hand side is evaluated before the delay
- Left-hand side is assigned after the delay

Simulation Output Assume At Ons a=0, b=0, c=0 At 1st posedge clk, a=1 At 1st posedge clk+4ns, b=3 At 1st posedge clk+6ns, c=5

25



Procedural Non-Blocking Assignments with Intra-Delays

- Right-hand side of non-blocking statements evaluated concurrently before the delay
- Left-hand side is assigned after the delay

Simulation Output Assume At Ons a=0, b=0 At 1st posedge clk, a=1 At 1st posedge clk+2ns, c=2 At 1st posedge clk+4ns, b=2

26

clk (clock) period of 20ns 40ns 50ns 60ns 30ns 20ns 0ns 10ns 1ST posedge 2nd posedge 3rd posedge of clk of clk of clk **@0ns** a=0, b=0, c=0 @50ns a=1, b=3, c=4 @30ns a=1, b=2, c=2 @10ns a=1, b=0, c=0 @32ns a=1, b=2, c=4 @52ns a=1, b=3, c=5 @12ns a=1, b=0, c=2 @54ns a=1, b=3, c=5 @34ns a=1, b=3, c=4@14ns a=1, b=2 c=2

The always block...

Overview of always Block

- Event in sensitivity list can be specified in multiple different ways :
 - Edge (posedge, negedge)
 - Level or dual edge (any change in value of signal)

```
// always block sensitive to
// posedge event of clock
always@(posedge clock) begin
dout = din;
end
```

```
// always block sensitive to
// negedge event of clock
always@(negedge clock) begin
  dout = din;
end
```

```
// always block is sensitive to both posedge and negedge event of interrupt always@(interrupt) begin abort = 1; end
```

Overview of always Block

- Always procedure can be used to model :
 - Combinational logic
 - Sequential logic
 - Edge-sensitive sequential logic (such as flip-flops)
 - Level-sensitive sequential logic (such as latches)

```
module flop (
input logic clk, d,
output logic q);

always@(posedge clk)
begin
q <= d;
end
endmodule
```

```
Sequential Logic
```

```
module comb (
input logic inv, input logic [3:0] data,
output logic [3:0] result);


always@(inv, data) begin
if(inv) result = ~data;
else result = data;
end
endmodule
```

Combinational Logic

More always Block: Complete Sensitivity List

```
module mux(
  input logic[1:0] din0,
  input logic[1:0] din1,
  input logic sel,
  output logic[1:0] mux_out
// always block to describe 2to1 multiplexor
always@(sel, din0, din1) // complete sensitivity list
begin
  if(sel == 1'b0) begin
    mux out = din0;
                            Body of always block
  end else begin
    mux out = din1;
  end
end
endmodule: mux
```

Synthesis compiler will generate 2to1 MUX




More always Block: Complete Sensitivity List

- In the example below, din1 input signal is missed out in sensitivity list specification
 - Synthesis result would still produce a 2to1 MUX, however when simulating design any change in din1 will not propagate to output signal mux_out even when sel value is set to 1'b0.
- Omission of any input signal in the sensitivity list which impacts behavior of logic can lead to simulation and synthesis mismatches

```
module mux(
  input logic[1:0] din0, din1,
  input logic sel,
  output logic[1:0] mux_out
);

// always block to describe 2to1 multiplexor
  always@(sel, din0) // din1 missed out in sensitivity list
  begin
  if(sel == 1'b0) begin
    mux_out = din0;
  end else begin
    mux_out = din1;
  end
end
end
endmodule: mux
```


Synthesis compiler will still generate 2to1 MUX even with din1 signal missing in sensitivity list.




Simulation vs Synthesis results mismatch due to incomplete sensitivity list!

Complete vs. Incomplete Sensitivity List for always block

Complete sensitivity list:



• Incomplete sensitivity list (i.e. with din1 is missing from the sensitivity list):




How about always@*

- Verilog-2001 attempted to address incomplete sensitivity list with the addition of special token @* that would infer a complete sensitivity list
 - always@* or always@(*) both representation means the same

```
module mux(
  input logic[1:0] din0,
  input logic[1:0] din1,
  input logic sel,
  output logic[1:0] mux out
// always block to describe 2to1 multiplexor
always@(*)
begin
  if(sel == 1'b0) begin
     mux_out = din0;
                             always@(*) automatically infers
  end else begin
                             sel, din0, din1 in the sensitivity list
     mux_out = din1;
  end
end
endmodule: mux
```

Limitations of always@*

- Unfortunately, always@* does not always infer a complete sensitivity list
 - For e.g., always@* will only be sensitive to the signals passed into the function or task called within the block and will not infer sensitivity to signals that are externally referenced by the function or task



Limitations of always@*: How to fix?


Solution 1: Explicitly specify the correct sensitivity list

```
module mux(
  input logic[1:0] din0, din1,
  input logic sel,
  output logic[1:0] mux_out
// function to return selected input value
function logic[1:0] func_mux(logic l_sel)
begin
  if(l_sel == 1'b0) begin
    func mux = din0;
  end else begin
    func_mux = din1;
  end
end
endfunction
// example of complete sensitivity list inference
always@(sel, din0, din1) begin
  mux_out = func_mux(sel);
                                     sel, din0 and din1 all input signals
end
                                     are in sensitivity list
endmodule: mux
```

Solution 2: Specify all signals in the argument list of the function call

```
module mux(
  input logic[1:0] din0, din1,
  input logic sel,
  output logic[1:0] mux_out
// function to return selected input value
function logic[1:0] func_mux(logic l_sel, logic din_0, logic din_1)
begin
  if(l_sel == 1'b0) begin
     func mux = din 0;
  end else begin
    func_mux = din_1;
  end
end
endfunction
// example of complete sensitivity list inference
                                                  sel, din0 and din1 are
always@(*) begin
                                                  automatically inferred in
   mux out = func mux(sel, din0, din1);
                                                  sensitivity list
end
endmodule: mux
```

Solution 3: New Standard?



Procedural Block Types with always

Category	Usage Example	Purpose	Introduced in Verilog or SV?
always@(<level list="" sensitivity="">)</level>	always@(a, b) begin // assignment statements end	Model Combinational Logic	Verilog
always@(<edge list="" sensitivity="">)</edge>	always@(posedge clk, negedge reset) begin // assignment statements end	Model Sequential Logic	Verilog
always@(*)	always@(*) begin // assignment statements end	Model Combinational Logic	Verilog
always_comb	always_comb begin // assignment statements end	Model Combinational Logic	SystemVerilog
always_ff@(<edge list="" sensitivity="">)</edge>	always_ff@(posedge clk, negedge reset) begin // assignment statements end	Model Edge-Sensitive Sequential Logic	SystemVerilog
always_latch	always_latch begin // assignment statements end	Model Level-Sensitive Sequential Logic	SystemVerilog

Combinational Logic with always_comb

- An always_comb will infer an accurate sensitivity list for combinational logic without designer to explicitly specify all required input signals in always@ sensitivity list
 - Within always_comb, function calls does not have to have all input signals as part of the argument list, since all required input signals are automatically inferred in sensitivity list

```
module mux(
  input logic[1:0] din0, din1,
  input logic sel,
  output logic[1:0] mux_out
// function to return selected input value
function logic[1:0] func_mux (logic l_sel) begin
  if(l_sel == 1'b0) begin
    func_mux = din0;
  end else begin
     func mux = din1;
  end
end
endfunction
// example of automatic complete sensitivity list inference
always_comb begin //sel, din0 and din1 all input signals are automatically inferred in sensitivity list
   mux_out = func_mux(sel); ——> change in "din0" or "din1" value will trigger the function func_mux even though
end
                                     din0 and din1 are not part of function arguments since always_comb will
endmodule: mux
                                     automatically infer din0 and din1 in sensitivity list.
```

Rule 1 for always_comb: Incomplete case Statements


This avoids unintentional latches

```
module mux_3x1(
input logic a, b, c,
input logic [1:0] sel,
output logic y
);
always_comb begin
case (sel)
2'b00: y = a;
2'b01: y = b;
2'b10: y = c;
// Missing case expression for 2'b11
endcase
end
endmodule: mux_3x1
```

Synthesis compiler throws error and synthesis process fails due to missing case item expression when using always_comb construct: Warning: Incomplete case statement has no default case statement.


Warning: Inferring latches for variable "y", which holds is previous value in one or more paths through always constuct SystemVerilog RTL Coding Error: always_comb construct does not infer purely combination logic!

```
module mux_3x1(
input logic a, b, c,
input logic [1:0] sel,
output logic y
);
always@(a, b, c, sel) begin
case (sel)
2'b00: y = a;
2'b01: y = b;
2'b10: y = c;
// Missing case expression for 2'b11
endcase
end
endmodule: mux_3x1
```



Rule 2 for always_comb: No Multiple Drivers

Avoids ambiguous netlists



Sequential always_ff Block

- always_ff procedure is used to model sequential flip-flop logic
- In always_ff, sensitivity list must be specified by designer
 - This is because since synthesis and compiler tools cannot infer the clock name and edge automatically from the body of always_ff
 - o Synthesis and compiler tools does not know whether a reset is asynchronous or synchronous. If asynchronous then reset information is required to be specified in sensitivity list
- Examples:

```
always_ff@(posedge clk)
q<=d
```

```
always_ff@(posedge clock or posedge reset)
begin
  if (reset) out <= 0;
  else out <= out + 1;
end</pre>
```

Sequential always_ff Block Rules


- always_ff enforces many of the requirements for RTL sequential logic coding :
 - 1. Sensitivity list must specify either posedge or negedge of a clock required to update state of flip-flop
 - 2. Sensitivity list must specify posedge or negedge of any asynchronous set or reset signals
 - 3. Mixing of single edge and double edge expressions are not allowed within sensitivity list
 - 4. Other than clock, asynchronous set/reset signals, sensitivity list cannot contain any other signals such as D input or an enable input.
 - 5. Variables written on the left-hand side of assignments within always_ff procedure cannot be assigned by any other procedure or continuous assignment statement
 - 6. Cannot mix blocking and non-blocking assignments to the same variable within always_ff
- Violation of any rules mentioned above while modeling sequential logic, there will be syntax error from synthesis compiler


Quiz – which one is not synthezising correctly and why?

```
module shift_register_left (input logic clk, input logic reset,
input logic data_in, output logic [3:0] data_out);
logic [3:0] shift_reg;
always_ff @(posedge clk or posedge reset)
      begin
      if (reset)
            begin
            shift_reg[3] = 1'b0;
            shift reg[2] = 1'b0;
            shift_reg[1] = 1'b0;
            shift_reg[0] = 1'b0;
            end
      else begin
            shift_reg[3] = shift_reg[2];
            shift_reg[2] = shift_reg[1];
            shift_reg[1] = shift_reg[0];
            shift reg[0] = data in;
            end
      end
assign data_out = shift_reg;
endmodule
```

```
module shift_register_right (input logic clk, input logic reset,
input logic data in, output logic [3:0] data out );
logic [3:0] shift_reg;
always ff @(posedge clk or posedge reset)
      begin
      if (reset)
            begin
            shift_reg[3] = 1'b0;
            shift reg[2] = 1'b0;
            shift_reg[1] = 1'b0;
            shift_reg[0] = 1'b0;
            end
      else begin
            shift_reg[0] = data_in;
            shift_reg[1] = shift_reg[0];
            shift_reg[2] = shift_reg[1];
            shift_reg[3] = shift_reg[2];
            end
      end
assign data_out = shift_reg;
                                                              43
endmodule
```

D-Flip Flop Model without reset with always_ff







D-Flip Flop Model with reset with always ff

list


D-FlipFlop with Synchronous Active High Reset



D-FlipFlop with Asynchronous positive Edge Reset




Simulation Results for D-FF with synch reset




Input d = 1 is sampled on this positive edge of rising clock and propagates to output 'q' and ouput q=1 is retained for the entire clock cycle

D-FF with Asynchronous Negedge Reset

otherwise synthesizer will give error.





Inverter is inferred by the synthesizer due to negative edge reset mentioned in D-Flipflop model

Mixing Single and Double Edge in Sensitivity is **Not Allowed**

D-FlipFlop with Asynchronous Reset

```
module dff1(
input logic clk, d, reset,
output logic q
);
always_ff@(posedge clk, reset)
begin
if(reset)
q <= 0;
else
q <= d;
end
endmodule: dff1
```



¹⁰¹²² Verilog HDL Event Control error at dff1.v(5): mixed single- and double-edge expressions are not supported
10235 Verilog HDL Always Construct warning at dff1.v(9): variable "d" is read inside the Always Construct but isn't in the Always Construct's Event Control
12153 Can't elaborate top-level user hierarchy

Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings