
I chose option one, making the behavioral and dataflow match the gate-level implementation, thus the observable waveforms are the same.

decoder_2to4_behavioral.sv


```
1  // 2to4 Decoder behavioral level code
2  module decoder(
3  input logic[1:0] sel,
4  output logic[3:0] out
5  );
6  always @(sel)
7  begin
8  case (sel)
9  2'b00 : out = 4'b0001; // Output for sel = 00
10  2'b01 : out = 4'b0010; // Output for sel = 01
11  2'b10 : out = 4'b0100; // Output for sel = 10
12  2'b11 : out = 4'b1000; // Output for sel = 11
13  default: out = 4'b1000; // Default case
14  endcase
15  end
16 endmodule
```



sd ≯ €	ce111 > HW > HW1 > . ₣ decoder-Resource Usage Summary.rp	t		
3	+			+
5	; Analysis & Synthesis Resource Usage Summary			;
	; Resource	;	Usage	; ;
	; Estimated ALUTs Used	÷	4	;
	; Combinational ALUTs	;	4	;
	; Memory ALUTs	;	0	;
	; LUT_REGs	;	0	;
	; Dedicated logic registers	;	0	;
	;	;		;
	; Estimated ALUTs Unavailable	;	0	;
	; Due to unpartnered combinational logic	;	0	;
	; Due to Memory ALUTs	;	0	;
	; : Total combinational functions	;	4	;
	; Combinational ALUT usage by number of inputs	•	4	
	; 7 input functions		0	
	; 6 input functions	•	0	•
	; 5 input functions	:	0	:
	; 4 input functions	;	0	;
	; <=3 input functions	;	4	;
	;	;		;
	; Combinational ALUTs by mode	;		;
	; normal mode	;	4	;
	; extended LUT mode	j	0	;
	; arithmetic mode	;	0	;
	; shared arithmetic mode	;	0	;
	5	;		;
	; Estimated ALUT/register pairs used .	;	4	;
	, Total magistans	;	0	;
	<pre>; Total registers ; Dedicated logic registers</pre>	<u>ز</u>	0	
	; I/O registers		0	:
	; LUT_REGs	;	0	;
	;	;		;
	;	;		;
	; I/O pins	;	6	;
	;	;		;
	; DSP block 18-bit elements	;	0	;
	;	;		;
	; Maximum fan-out node	;	sel[0]~input	;
	; Maximum fan-out	;	4	;
	; Total fan-out	;	18	;
	; Average fan-out	;	1.13	;
	+	+		+


Number of ALUTs: 4 (6 I/O pins)

The 2-to-4 decoder requires 4 ALUTs, with each ALUT implementing one of the four output functions. Each output function depends on the two inputs (sel[1:0]), and each ALUT handles a 2-input Boolean function to determine when an output is active.



decoder_2to4_dataflow.sv


```
// 2to4 Decoder dataflow level code
module decoder(
input logic[1:0] sel,
output logic[3:0] out
);
assign out[0] = (!sel[0]) && (!sel[1]); // When sel = 00, out[0] is 1
assign out[1] = (sel[0]) && (!sel[1]); // When sel = 01, out[1] is 1
assign out[2] = (!sel[0]) && (sel[1]); // When sel = 10, out[2] is 1
assign out[3] = (sel[0]) && (sel[1]); // When sel = 11,
endmodule
```




	-+	
Resource	;	Usage
Estimated ALUTs Used	;	4
Combinational ALUTs	;	4
Memory ALUTs	;	0
LUT_REGs	;	0
Dedicated logic registers	;	0
	;	
Estimated ALUTs Unavailable	;	0
Due to unpartnered combinational logic	;	0
Due to Memory ALUTs	;	0
T. 1	;	
Total combinational functions	;	4
Combinational ALUT usage by number of inputs	;	0
 7 input functions 6 input functions	;	0
5 input functions		0
4 input functions	;	0
<=3 input functions	;	4
\-3 input functions	;	7
Combinational ALUTs by mode	;	
normal mode	;	4
extended LUT mode	;	0
arithmetic mode	;	0
shared arithmetic mode	;	0
	;	
Estimated ALUT/register pairs used	;	4
	;	
Total registers	;	0
Dedicated logic registers	;	0
I/O registers	;	0
LUT_REGs	;	0
	;	
T/0 .	;	_
I/O pins	;	6
DCD block 19 bit alamants	;	0
DSP block 18-bit elements	;	0
Maximum fan-out node	, ,	sel[0]~input
Maximum fan-out		4
Total fan-out		18
Average fan-out	,	1.13

Number of ALUTs: 4 (6 I/O pins)

The dataflow model of the 2-to-4 decoder requires 4 ALUTs. Each output (out[0] to out[3]) is a distinct Boolean function based on the two input bits (sel[1:0]). Each ALUT implements one of these 2-input Boolean functions, leading to a total of 4 ALUTs for the design.




decoder_2to4_gate.sv




Analysis & Synthesis Resource Usage Summary			;
Resource	;	Usage	;
Estimated ALUTs Used	;	4	;
Combinational ALUTs	;	4	;
; Memory ALUTs	;	0	;
LUT_REGs	;	0	;
Dedicated logic registers	;	0	;
	;		;
Estimated ALUTs Unavailable	;	0	;
Due to unpartnered combinational logic	;	0	;
Due to Memory ALUTs	;	0	;
	;		;
Total combinational functions	;	4	;
Combinational ALUT usage by number of inputs	;		;
7 input functions	;	0	;
; 6 input functions	;	0	j
5 input functions	;	0	į
4 input functions	;	0	;
<=3 input functions	;	4	;
; ; Combinational ALUTs by mode	;		;
: normal mode	;	4	
extended LUT mode		0	
arithmetic mode		0	
shared arithmetic mode	•	0	
Sharea ar remineere mode	:		
Estimated ALUT/register pairs used	:	4	
,	:		
Total registers	:	0	
Dedicated logic registers	;	0	;
I/O registers	;	0	;
LUT_REGs	;	0	;
	;		;
	;		;
I/O pins	;	6	;
	;		;
DSP block 18-bit elements	;	0	;
	j		;
Maximum fan-out node	j	sel[0]~input	;
Maximum fan-out	j	4	;
Total fan-out	;	18	;
Average fan-out	;	1.13	;


Number of ALUTs: 4 (6 I/O pins)

In the gate-level model, each output (out[0] to out[3]) is implemented using AND and NOT gates. Each output corresponds to a 2-input Boolean function that requires one ALUT to map the logic. Since there are 4 outputs, the design uses 4 ALUTs - one for each of the four AND gate combinations.



fulladder_behavioral.sv






+			+
; Analysis & Synthesis Resource Usage Summary			;
+	+		+
; Resource	;	Usage	;
. F-bib-d AUIT- Hd	+		+
; Estimated ALUTs Used	;	2	;
; Combinational ALUTs		2	;
; Memory ALUTs	;		;
; LUT_REGs	;	0	;
; Dedicated logic registers	;	0	;
; ; Estimated ALUTs Unavailable	;		;
	;	0	;
; Due to unpartnered combinational logic			;
; Due to Memory ALUTs	;	0	;
; . Tatal combinational functions	;	2	;
; Total combinational functions ; Combinational ALUT usage by number of inputs	;	2	;
	;	0	;
; 7 input functions	;	0	;
; 6 input functions	;	0	;
; 5 input functions	;	0	;
; 4 input functions	;	0	;
; <=3 input functions	;	2	;
; Combinational AllTs by made	;		;
; Combinational ALUTs by mode : normal mode	;	2	<i>;</i>
; normal mode : extended LUT mode	;	2	;
	;	0	;
,	•	0	;
*	•	0	;
;	•	2	;
; Estimated ALUT/register pairs used	;	2	;
; ; Total registers	•	0	;
		0	;
	;	0	;
LUT DEG		0	;
_	;	U	;
;	•		
; I/O pins	;	5	,
	•	,	
; DSP block 18-bit elements	;	0	;
		· ·	
; : Maximum fan-out node		cin~input	
; Maximum fan-out		2	;
; Total fan-out		13	;
; Average fan-out		1.08	
, Average Tail-out	,		,
	_		•


Number of ALUTs: 2 (5 I/O pins)


The full adder uses 2 combinational ALUTs to implement the sum and carry outputs. Both outputs are derived from 3-input Boolean functions (a, b, and cin), with each function requiring one ALUT. The design has no memory elements or registers, and the I/O pins correspond to the 3 inputs (a, b, cin) and 2 outputs (sum, carry).



simulation same for fulladder_behavioral.sv, fulladder_dataflow.sv, fulladder_gate.sv


fulladder dataflow.sv






+			-+
; Analysis & Synthesis Resource Usage Summary			;
; Resource	;	Usage	;
; Estimated ALUTs Used	-+ ;	2	;
; Combinational ALUTs	;	2	;
; Memory ALUTs	;	0	;
; LUT_REGs	;	0	;
; Dedicated logic registers	;	0	;
;	;		;
; Estimated ALUTs Unavailable	;	0	;
; Due to unpartnered combinational logic	;	0	;
; Due to Memory ALUTs	;	0	;
;	;		;
; Total combinational functions	;	2	;
; Combinational ALUT usage by number of inputs	;		;
; 7 input functions	;	0	;
; 6 input functions	;	0	;
; 5 input functions	;	0	;
; 4 input functions	;	0	;
; <=3 input functions	;	2	;
;	;		;
; Combinational ALUTs by mode	;		;
; normal mode	;	2	;
; extended LUT mode	;	0	;
; arithmetic mode	;	0	;
; shared arithmetic mode	;	0	;
;	;		;
; Estimated ALUT/register pairs used	;	2	;
;	;		;
; Total registers	;	0	;
; Dedicated logic registers	;	0	;
; I/O registers	;	0	;
; LUT_REGs	;	0	;
;	;		;
;	;		;
; I/O pins	;	5	;
;	;		;
; DSP block 18-bit elements	;	0	;
;	;		;
; Maximum fan-out node	;	a~input	;
; Maximum fan-out	;	2	;
; Total fan-out	;	13	;
; Average fan-out	;	1.08	j


fulladder gate.sv



+			-+
; Analysis & Synthesis Resource Usage Summary			;
+	+		-+
; Resource	;	Usage	;
+	+		+
; Estimated ALUTs Used	;	2	;
; Combinational ALUTs	;	2	;
; Memory ALUTs	;	0	;
; LUT_REGs	;	0	;
; Dedicated logic registers	;	0	;
;	;		;
; Estimated ALUTs Unavailable	;	0	;
; Due to unpartnered combinational logic	;	0	;
; Due to Memory ALUTs	;	0	;
	;		;
; Total combinational functions	;	2	:
; Combinational ALUT usage by number of inputs	:		:
· 7 input functions	:	0	:
; 6 input functions	:	0	:
; 5 input functions		0	
; 4 input functions		0	
; <=3 input functions		2	
; <=5 Input Tunctions	,	Z	,
; . Combinational AllITs by mode	,		;
; Combinational ALUTs by mode	;	2	;
; normal mode	,	2	j
; extended LUT mode	;	0	;
; arithmetic mode	;	0	j
; shared arithmetic mode	;	0	;
;	;		;
; Estimated ALUT/register pairs used	;	2	;
;	;		;
; Total registers	;	0	;
; Dedicated logic registers	;	0	;
; I/O registers	;	0	;
; LUT_REGs	;	0	;
;	;		;
;	;		;
; I/O pins	;	5	;
	;		;
; DSP block 18-bit elements	;	0	;
:	:		:
; Maximum fan-out node	:	a~input	:
; Maximum fan-out	:	2	
; Total fan-out	;		
			,
; Average fan-out	,	1.08	,
+	+		+

mux 2x1 behavioral.sv






+; Analysis & Synthesis Resource Usage Summary			-+ ;
+	+		+
; Resource	;	Usage	;
: Estimated ALUTs Used	;	1	;
; Combinational ALUTs	;		;
; Memory ALUTs	;		;
; LUT_REGs	;	0	;
; Dedicated logic registers	;	0	;
;	;		;
; Estimated ALUTs Unavailable	j	0	;
; Due to unpartnered combinational logic	j	0	;
; Due to Memory ALUTs	;	0	;
; . Tatal combinational functions	;	1	;
; Total combinational functions	;	1	;
; Combinational ALUT usage by number of inputs; 7 input functions	;	0	;
; / input functions ; 6 input functions	;	0	;
; 5 input functions	•	0	;
; 4 input functions	•	0	
; <=3 input functions	;	1	
;	:	_	:
; Combinational ALUTs by mode	;		;
; normal mode	;	1	;
; extended LUT mode	;	0	;
; arithmetic mode	;	0	;
; shared arithmetic mode	;	0	;
;	;		;
; Estimated ALUT/register pairs used	;	1	;
;	j		;
; Total registers	j	0	;
; Dedicated logic registers	;	0	;
; I/O registers	;	0	;
; LUT_REGs	;	0	;
;	;		;
; I/O pins	;	4	;
; I/O pins	•	4	
; ; DSP block 18-bit elements	;	0	
, DOF DIOCK 10-DIC ELEMENTS			
; Maximum fan-out node	:	out~0	:
; Maximum fan-out	:	1	;
: Total fan-out	:	8	;
; Average fan-out	;		;
+	-+		+


Number of ALUTs: 1 (4 I/O pins)


The 2-to-1 MUX uses 1 ALUT to implement the Boolean function out = (sel & b) | (!sel & a), which maps the selection logic between inputs a and b based on sel. Since it is a simple 3-input function, only one ALUT is required to perform the logic operation.



simulation same for mux_2x1_behavioral.sv, mux_2x1_dataflow.sv, mux_2x1_gate.sv


mux_2x1_dataflow.sv






; Analysis & Synthesis Resource Usage Summary			;
; Resource	;	Usage	;
t:: : Estimated ALUTs Used	-+	1	•
; Combinational ALUTs		1	;
; Memory ALUTs	•	0	;
; LUT_REGs	:	0	:
, Dedicated logic registers	;	0	;
;	;		;
; Estimated ALUTs Unavailable	;	0	;
; Due to unpartnered combinational logic	;	0	;
; Due to Memory ALUTs	;	0	;
;	;		;
; Total combinational functions	;	1	;
; Combinational ALUT usage by number of inputs	;		;
; 7 input functions	;	0	;
; 6 input functions	;	0	;
; 5 input functions	;	0	;
; 4 input functions	;	0	;
; <=3 input functions	;	1	;
; . Combinational AllITs by mode	;		;
; Combinational ALUTs by mode ; normal mode		1	;
: extended LUT mode	•	0	,
; arithmetic mode		0	
; shared arithmetic mode		0	
:	:	Ü	:
; Estimated ALUT/register pairs used	:	1	:
:	;		:
, ; Total registers	:	0	:
; Dedicated logic registers	;	0	;
; I/O registers	;	0	;
; LUT_REGs	;	0	;
;	;		;
;	;		;
; I/O pins	;	4	;
;	;		;
; DSP block 18-bit elements	j	0	;
;	j		;
; Maximum fan-out node	;	out~0	;
; Maximum fan-out	;	1	;
; Total fan-out	;	8	;
; Average fan-out	;	0.89	;

mux_2x1_gate.sv





+			-+
; Analysis & Synthesis Resource Usage Summary			:
+	+		+
; Resource	;	Usage	;
+	+		+
; Estimated ALUTs Used	;	1	;
; Combinational ALUTs	;	1	;
; Memory ALUTs	;	0	;
; LUT_REGs	;	0	;
; Dedicated logic registers	;	0	;
;	;		;
; Estimated ALUTs Unavailable	;	0	;
; Due to unpartnered combinational logic	;	0	;
; Due to Memory ALUTs	;	0	;
;	;		;
; Total combinational functions	;	1	;
; Combinational ALUT usage by number of inputs	;	•	;
; 7 input functions	;	0	;
; 6 input functions	;	0	;
; 5 input functions	;	0	;
; 4 input functions	;	0	;
; <=3 input functions	;	1	;
; ; Combinational ALUTs by mode	;		;
	,	1	;
		0	
		0	
		0	
; shared arithmetic mode :	:	Ü	:
; Estimated ALUT/register pairs used	:	1	:
:	:	_	:
; Total registers	:	0	:
; Dedicated logic registers	:	0	:
; I/O registers	;	0	;
; LUT_REGs	;	0	;
;	;		;
3	;		;
; I/O pins	;	4	;
;	;		;
; DSP block 18-bit elements	;	0	;
;	;		;
; Maximum fan-out node	;	G4~0	;
; Maximum fan-out	;	1	;
; Total fan-out	;	8	;
; Average fan-out	;	0.89	;
+	+		-+