


**PART A****vending\_machine\_mealy.sv Design Code**

```

ucsd > ece111 > HW > Homework6 > Lab6 > vending_machine > vending_machine_mealy > vending_machine_mealy.sv
1  // Vending Machine RTL Code
2  module vending_machine_mealy(
3      input logic clk, rstn,
4      input logic N, D,
5      output logic open);
6
7      // State encoding and state variables
8      parameter[3:0] CENTS_0=4'b0001, CENTS_5=4'b0010, CENTS_10=4'b0100, CENTS_15=4'b1000;
9      logic[3:0] present_state, next_state;
10
11     // Local Variables for registering inputs N and D
12     logic r_N, r_D;
13
14     // Note : output open is not registered (i.e. no flipflop at output port open) in this example for students to compare mealy and moore machines
15     // remember we learnt in class that mealy reacts immediately to change in input !!
16     // Add flipflop for each input 'N' and 'D'
17     // Sequential Logic for present state
18     always_ff@(posedge clk) begin
19         if(!rstn) begin
20             present_state <= CENTS_0;
21             r_N <= 1'b0;
22             r_D <= 1'b0;
23         end
24         else begin
25             r_N <= N;
26             r_D <= D;
27             present_state <= next_state;
28         end
29     end
30
31     // Combination Logic for Next State and Output
32     always_comb begin
33         next_state = present_state;
34         open = 1'b0; // Default no output unless we reach 15 cents
35
36         case (present_state)
37             CENTS_0: begin
38                 if (r_N) begin
39                     next_state = CENTS_5;
40                 end else if (r_D) begin
41                     next_state = CENTS_10;
42                 end
43             end
44             CENTS_5: begin
45                 if (r_N) begin
46                     next_state = CENTS_10;
47                 end else if (r_D) begin
48                     next_state = CENTS_15;
49                     open = 1'b1; // Immediate response to D in the 5-cent state
50                 end
51             end
52             CENTS_10: begin
53                 if (r_N) begin
54                     next_state = CENTS_15;
55                     open = 1'b1; // Immediate response to N in the 10-cent state
56                 end else if (r_D) begin
57                     next_state = CENTS_0;
58                 end
59             end
60             CENTS_15: begin
61                 if (r_N || r_D) begin
62                     next_state = CENTS_0;
63                 end
64             end
65             default: next_state = CENTS_0; // Default to initial state
66         endcase
67     end
68 endmodule: vending_machine_mealy
69
70


```

**vending\_machine\_mealy.sv Resource Usage Summary**


ucsd > ece111 > HW > Homework6 > Lab6 > vending\_machine > vending\_machine\_mealy >  vending\_machine\_mealy-Resource Usage Summary.rpt

34	+-----+-----+
35	; Analysis & Synthesis Resource Usage Summary
36	+-----+-----+
37	; Resource ; Usage ;
38	+-----+-----+
39	; Estimated ALUTs Used ; 7 ;
40	; -- Combinational ALUTs ; 7 ;
41	; -- Memory ALUTs ; 0 ;
42	; -- LUT_REGS ; 0 ;
43	; Dedicated logic registers ; 6 ;
44	; ; ;
45	; Estimated ALUTs Unavailable ; 3 ;
46	; -- Due to unpartnered combinational logic ; 3 ;
47	; -- Due to Memory ALUTs ; 0 ;
48	; ; ;
49	; Total combinational functions ; 7 ;
50	; Combinational ALUT usage by number of inputs ; ;
51	; -- 7 input functions ; 0 ;
52	; -- 6 input functions ; 3 ;
53	; -- 5 input functions ; 1 ;
54	; -- 4 input functions ; 1 ;
55	; -- <=3 input functions ; 2 ;
56	; ; ;
57	; Combinational ALUTs by mode ; ;
58	; -- normal mode ; 7 ;
59	; -- extended LUT mode ; 0 ;
60	; -- arithmetic mode ; 0 ;
61	; -- shared arithmetic mode ; 0 ;
62	; ; ;
63	; Estimated ALUT/register pairs used ; 10 ;
64	; ; ;
65	; Total registers ; 6 ;
66	; -- Dedicated logic registers ; 6 ;
67	; -- I/O registers ; 0 ;
68	; -- LUT_REGS ; 0 ;
69	; ; ;
70	; ; ;
71	; I/O pins ; 5 ;
72	; ; ;
73	; DSP block 18-bit elements ; 0 ;
74	; ; ;
75	; Maximum fan-out node ; rstn~input ;
76	; Maximum fan-out ; 6 ;
77	; Total fan-out ; 49 ;
78	; Average fan-out ; 2.13 ;
79	+-----+-----+


## vending\_machine\_mealy.sv RTL viewer



## vending\_machine\_mealy.sv post mapping viewer: not required




## vending\_machine\_mealy.sv State Machine Viewer + State Transition Table



**simulation transcript:** not required (no print statements)

**simulation wavelength results explanation:**



The Mealy FSM determines its output based on both the current state and the immediate inputs. In our vending machine example, this means that the output signal open (which indicates candy is dispensed) can be asserted in the same clock cycle that an input change occurs if the right conditions are met. Specifically, in the Mealy FSM code, open is set to 1 as soon as the inputs (Nickel N or Dime D) add up to 15 cents, regardless of whether the FSM completes a full state transition.

For example:

- If the FSM is in the CENTS\_5 state and a Dime (D) is deposited, open is asserted immediately, as the combinational logic recognizes that the total amount now meets the requirement.
- Similarly, in the CENTS\_10 state, a Nickel (N) input would cause open to go high in the same cycle, as the total is now sufficient.

This characteristic allows the Mealy FSM to react instantly to input changes, reflecting its structure where outputs are directly tied to both states and inputs. In a waveform, open will toggle as soon as the cumulative inputs reach the threshold, even if the state is in transition. This immediate responsiveness is what makes the Mealy FSM have a longer design but faster in reacting to input conditions, which can be seen by the fewer changes in next state as compared to the Moore waveforms a few pages later.

## vending\_machine\_moore.sv Design Code




```
ucsd > ece111 > HW > Homework6 > Lab6 > vending_machine > vending_machine_moore > ≡ vending_machine_moore.sv
1 // Vending Machine RTL Code
2 module vending_machine_moore(
3     input logic clk, rstn,
4     input logic N, D,
5     output logic open);
6
7     // state variables and state encoding parameters
8     parameter[3:0] CENTS_0=4'b0001, CENTS_5=4'b0010, CENTS_10=4'b0100, CENTS_15=4'b1000;
9     logic[3:0] present_state, next_state;
10
11     // Sequential Logic for present state
12     always_ff@(posedge clk) begin
13         if (!rstn) begin
14             present_state <= CENTS_0; // Reset to initial state
15         end else begin
16             present_state <= next_state; // Update state on clock edge
17         end
18     end
19
20     // Combination Logic for Next State and Output
21     always_comb begin
22         next_state = present_state;
23         open = 1'b0;
24
25         // State transitions and output
26         case (present_state)
27             CENTS_0: begin
28                 if (N)
29                     next_state = CENTS_5;
30                 else if (D)
31                     next_state = CENTS_10;
32             end
33             CENTS_5: begin
34                 if (N)
35                     next_state = CENTS_10;
36                 else if (D)
37                     next_state = CENTS_15;
38             end
39             CENTS_10: begin
40                 if (N)
41                     next_state = CENTS_15;
42                 else if (D)
43                     next_state = CENTS_0;
44             end
45             CENTS_15: begin
46                 open = 1'b1; // Dispense candy when we reach 15 cents
47                 if (N || D)
48                     next_state = CENTS_0; // Reset to CENTS_0 after dispensing
49             end
50             default: next_state = CENTS_0; // Default to initial state in case of unexpected state
51         endcase
52     end
53 endmodule: vending_machine_moore
```

ECE 111 HW6 | 11/13/2024

```


ucsd > ece111 > HW > Homework6 > Lab6 > vending_machine > vending_machine_moore > ≡ vending_machine_moore-Resource Usage Summary.rpt
34 +-----+
35 ; Analysis & Synthesis Resource Usage Summary ;
36 +-----+
37 ; Resource ; Usage ;
38 +-----+
39 ; Estimated ALUTs Used ; 4 ;
40 ; -- Combinational ALUTs ; 4 ;
41 ; -- Memory ALUTs ; 0 ;
42 ; -- LUT_REGS ; 0 ;
43 ; Dedicated logic registers ; 4 ;
44 ; ; ;
45 ; Estimated ALUTs Unavailable ; 3 ;
46 ; -- Due to unpartnered combinational logic ; 3 ;
47 ; -- Due to Memory ALUTs ; 0 ;
48 ; ; ;
49 ; Total combinational functions ; 4 ;
50 ; Combinational ALUT usage by number of inputs ; ;
51 ; -- 7 input functions ; 0 ;
52 ; -- 6 input functions ; 3 ;
53 ; -- 5 input functions ; 1 ;
54 ; -- 4 input functions ; 0 ;
55 ; -- <=3 input functions ; 0 ;
56 ; ; ;
57 ; Combinational ALUTs by mode ; ;
58 ; -- normal mode ; 4 ;
59 ; -- extended LUT mode ; 0 ;
60 ; -- arithmetic mode ; 0 ;
61 ; -- shared arithmetic mode ; 0 ;
62 ; ; ;
63 ; Estimated ALUT/register pairs used ; 7 ;
64 ; ; ;
65 ; Total registers ; 4 ;
66 ; -- Dedicated logic registers ; 4 ;
67 ; -- I/O registers ; 0 ;
68 ; -- LUT_REGS ; 0 ;
69 ; ; ;
70 ; ; ;
71 ; I/O pins ; 5 ;
72 ; ; ;
73 ; DSP block 18-bit elements ; 0 ;
74 ; ; ;
75 ; Maximum fan-out node ; rstn~input ;
76 ; Maximum fan-out ; 4 ;
77 ; Total fan-out ; 37 ;
78 ; Average fan-out ; 2.06 ;
79 +-----+

```

**vending\_machine\_moore.sv RTL viewer****vending\_machine\_moore.sv post mapping viewer: not required****vending\_machine\_moore.sv State Machine Viewer + State Transition Table**

**simulation transcript:** not required (no print statements)

**simulation wavelength results explanation:**



The Moore FSM, in contrast to the Mealy, produces outputs based solely on the current state. In this vending machine design, open is asserted only when the FSM reaches a specific state, CENTS\_15. The output does not directly depend on the inputs but is tied strictly to the state machine's progression.

For example:

- If the FSM is in CENTS\_10 and a Nickel (N) is deposited, the FSM transitions to CENTS\_15 on the next clock edge. Only upon reaching this state does open get asserted, indicating that candy is dispensed.
- Regardless of the exact timing of the N or D inputs, the Moore FSM will only set open to 1 when it is fully in the CENTS\_15 state.

This state-based approach ensures that outputs are stable and change only when the FSM transitions to a new state. The Moore FSM structure is simpler in terms of length of code and less sensitive to rapid input fluctuations as outputs don't directly respond to inputs, but we can see how it requires more state transitions compared to the mealy waveforms.



**PART B****sync\_fifo.sv Design Code:** not required**sync\_fifo.sv Resource Usage Summary**


ucsd &gt; ece111 &gt; HW &gt; Homework6 &gt; Lab6 &gt; sync\_fifo &gt; sync\_fifo-Resource Usage Summary.rpt

```

34  +-----+
35  ; Analysis & Synthesis Resource Usage Summary ;
36  +-----+-----+
37  ; Resource ; Usage ;
38  +-----+-----+
39  ; Estimated ALUTs Used ; 231 ;
40  ; -- Combinational ALUTs ; 231 ;
41  ; -- Memory ALUTs ; 0 ;
42  ; -- LUT_REGS ; 0 ;
43  ; Dedicated logic registers ; 522 ;
44  ; ; ;
45  ; Estimated ALUTs Unavailable ; 0 ;
46  ; -- Due to unpartnered combinational logic ; 0 ;
47  ; -- Due to Memory ALUTs ; 0 ;
48  ; ; ;
49  ; Total combinational functions ; 231 ;
50  ; Combinational ALUT usage by number of inputs ; ;
51  ; -- 7 input functions ; 0 ;
52  ; -- 6 input functions ; 149 ;
53  ; -- 5 input functions ; 72 ;
54  ; -- 4 input functions ; 0 ;
55  ; -- <=3 input functions ; 10 ;
56  ; ; ;
57  ; Combinational ALUTs by mode ; ;
58  ; -- normal mode ; 231 ;
59  ; -- extended LUT mode ; 0 ;
60  ; -- arithmetic mode ; 0 ;
61  ; -- shared arithmetic mode ; 0 ;
62  ; ; ;
63  ; Estimated ALUT/register pairs used ; 737 ;
64  ; ; ;
65  ; Total registers ; 522 ;
66  ; -- Dedicated logic registers ; 522 ;
67  ; -- I/O registers ; 0 ;
68  ; -- LUT_REGS ; 0 ;
69  ; ; ;
70  ; ; ;
71  ; I/O pins ; 70 ;
72  ; ; ;
73  ; DSP block 18-bit elements ; 0 ;
74  ; ; ;
75  ; Maximum fan-out node ; clk~input ;
76  ; Maximum fan-out ; 522 ;
77  ; Total fan-out ; 3463 ;
78  ; Average fan-out ; 3.88 ;
79  +-----+-----+

```

## sync\_fifo.sv RTL viewer



**sync\_fifo.sv post mapping viewer: not required**

**sync\_fifo.sv State Machine Viewer + State Transition Table:** not required

**full simulation transcript:**

```

# Transcript
VSIM 5> run -all
# wdata_size= 33,  rdata_size=33
#
# index i=0
#
# datain= 51,  dataout=51 data checking passed
#
# index i=1
#
# datain= 51,  dataout=51 data checking passed
#
# index i=2
#
# datain= 17,  dataout=17 data checking passed
#
# index i=3
#
# datain= 49,  dataout=49 data checking passed
#
# index i=4
#
# datain= 54,  dataout=54 data checking passed
#
# index i=5
#
# datain= 55,  dataout=55 data checking passed
#
# index i=6
#
# datain= 21,  dataout=21 data checking passed
#
# index i=7
#
# datain= 32,  dataout=32 data checking passed
#
# index i=8
#
# datain= 60,  dataout=60 data checking passed
#
# index i=9
#
# datain= 44,  dataout=44 data checking passed
#
# index i=10
#
# datain= 2,  dataout=2 data checking passed

```

```

# Transcript
#
# datain= 2, dataout=2 data checking passed
#
# index i=11
#
# datain= 1, dataout=1 data checking passed
#
# index i=12
#
# datain= 11, dataout=11 data checking passed
#
# index i=13
#
# datain= 4, dataout=4 data checking passed
#
# index i=14
#
# datain= 61, dataout=61 data checking passed
#
# index i=15
#
# datain= 30, dataout=30 data checking passed
#
# index i=16
#
# datain= 30, dataout=30 data checking passed
#
# index i=17
#
# datain= 43, dataout=43 data checking passed
#
# index i=18
#
# datain= 23, dataout=23 data checking passed
#
# index i=19
#
# datain= 64, dataout=64 data checking passed
#
# index i=20
#
# datain= 36, dataout=36 data checking passed
#
# index i=21
#
# datain= 41, dataout=41 data checking passed
#

```

```

# Transcript
#
# index i=22
#
# datain= 17,   dataout=17 data checking passed
#
# index i=23
#
# datain= 38,   dataout=38 data checking passed
#
# index i=24
#
# datain= 3,    dataout=3 data checking passed
#
# index i=25
#
# datain= 28,   dataout=28 data checking passed
#
# index i=26
#
# datain= 51,   dataout=51 data checking passed
#
# index i=27
#
# datain= 50,   dataout=50 data checking passed
#
# index i=28
#
# datain= 14,   dataout=14 data checking passed
#
# index i=29
#
# datain= 37,   dataout=37 data checking passed
#
# index i=30
#
# datain= 44,   dataout=44 data checking passed
#
# index i=31
#
# datain= 43,   dataout=43 data checking passed
#
# index i=32
#
# datain= 18,   dataout=18 data checking passed
#
# FIFO test completed!

```

**simulation wavelength results explanation:**

In these waveforms, wr\_clock and rd\_clock are used to drive the write and read operations. At the beginning of the test, the reset signal is asserted to initialize the FIFO, setting both the write (wr\_ptr) and read (rd\_ptr) pointers to their starting positions and activating the fifo\_empty flag, indicating that the FIFO has no data.

Once reset is de-asserted, wr\_en is asserted on wr\_clock edges to enable data to be written into the FIFO. Each rising edge of wr\_clock with wr\_en asserted results in a new value on data\_in being stored in the FIFO memory. As data is written, the fifo\_empty flag deactivates, showing that data is present in the FIFO. The fifo\_full flag remains low until the FIFO reaches its maximum capacity, at which point fifo\_full activates to prevent further writes.

In the read phase, rd\_en is asserted on rd\_clock edges, allowing data to be read from the FIFO in the order it was written (first-in, first-out). Each read operation updates data\_out with the next value stored in the FIFO, demonstrating proper sequential data retrieval. As data is read out, the fifo\_empty flag eventually reactivates, indicating that all data has been retrieved. Throughout this process, the FIFO handles data storage and retrieval, with fifo\_full and fifo\_empty flags functioning to manage read and write operations. The above snippets of the testbench confirms that the FIFO design works as intended, ensuring proper data ordering and flow control.

**PART C**

**uart\_rx.v** Design Code: only included modified code as it would've been too long.

```

ucsd > ece111 > HW > Homework6 > Lab6 > uart_top > uart_rx > IF uart_rx.v
31  always_ff@(posedge clk) begin
38  else begin
60  end
61  RX_DATA_BIT0: begin
65  // of current data bit
66
67  // Capture first data bit at midpoint
68  if (count == NUM_CLKS_PER_BIT-1) begin
69  dout[0] <= rx; // Capture rx as the first data bit
70  count <= 0;
71  state <= RX_DATA_BIT1;
72  end else begin
73  count <= count + 1;
74  end
75  end
76  RX_DATA_BIT1: begin
77  if (count == NUM_CLKS_PER_BIT-1) begin
78  dout[1] <= rx; // Capture rx as the second data bit
79  count <= 0;
80  state <= RX_DATA_BIT2;
81  end else begin
82  count <= count + 1;
83  end
84  end
85
86  RX_DATA_BIT2: begin
87  if (count == NUM_CLKS_PER_BIT-1) begin
88  dout[2] <= rx; // Capture rx as the third data bit
89  count <= 0;
90  state <= RX_DATA_BIT3;
91  end else begin
92  count <= count + 1;
93  end
94  end
95
96  RX_DATA_BIT3: begin
97  if (count == NUM_CLKS_PER_BIT-1) begin
98  dout[3] <= rx; // Capture rx as the fourth data bit
99  count <= 0;
100 state <= RX_DATA_BIT4;
101 end else begin
102 count <= count + 1;
103 end
104 end
105
106  RX_DATA_BIT4: begin
107  if (count == NUM_CLKS_PER_BIT-1) begin
108  dout[4] <= rx; // Capture rx as the fifth data bit
109  count <= 0;
110 state <= RX_DATA_BIT5;
111 end else begin
112 count <= count + 1;
113 end
114 end
115
116  RX_DATA_BIT5: begin
117  if (count == NUM_CLKS_PER_BIT-1) begin
118  dout[5] <= rx; // Capture rx as the sixth data bit
119  count <= 0;
120 state <= RX_DATA_BIT6;
121 end else begin
122 count <= count + 1;
123 end
124 end
125
126  RX_DATA_BIT6: begin
127  if (count == NUM_CLKS_PER_BIT-1) begin
128  dout[6] <= rx; // Capture rx as the seventh data bit
129  count <= 0;
130 state <= RX_DATA_BIT7;
131 end else begin
132 count <= count + 1;
133 end
134 end
135
136  RX_DATA_BIT7: begin
137  if (count == NUM_CLKS_PER_BIT-1) begin
138  dout[7] <= rx; // Capture rx as the eighth data bit
139  count <= 0;
140 state <= RX_STOP_BIT;
141 end else begin
142 count <= count + 1;
143 end
144 end
145
146  RX_STOP_BIT: begin
147  // Check stop bit at midpoint
148  if (count == NUM_CLKS_PER_BIT-1) begin
149  if (rx == 1) begin // Stop bit should be high
150  done <= 1; // Indicate that data is ready
151  state <= RX_IDLE; // Return to idle state after a valid stop bit
152  end else begin
153  state <= RX_IDLE; // Error in stop bit, reset to idle
154  end
155  count <= 0;
156  end else begin
157  count <= count + 1;
158  end
159  end
160
161  default: begin
162  state <= RX_IDLE; // Default to idle for safety
163  end
164  endcase
165  end
166  end
167  endmodule: uart_rx


```

```

ucsd > ece111 > HW > Homework6 > Lab6 > uart_top > uart_rx > IF uart_rx.v
31  always_ff@(posedge clk) begin
38  else begin
75  end
116  RX_DATA_BIT5: begin
123  end
124  end
125
126  RX_DATA_BIT6: begin
127  if (count == NUM_CLKS_PER_BIT-1) begin
128  dout[6] <= rx; // Capture rx as the seventh data bit
129  count <= 0;
130  state <= RX_DATA_BIT7;
131  end else begin
132  count <= count + 1;
133  end
134  end
135
136  RX_DATA_BIT7: begin
137  if (count == NUM_CLKS_PER_BIT-1) begin
138  dout[7] <= rx; // Capture rx as the eighth data bit
139  count <= 0;
140  state <= RX_STOP_BIT;
141  end else begin
142  count <= count + 1;
143  end
144  end
145
146  RX_STOP_BIT: begin
147  // Check stop bit at midpoint
148  if (count == NUM_CLKS_PER_BIT-1) begin
149  if (rx == 1) begin // Stop bit should be high
150  done <= 1; // Indicate that data is ready
151  state <= RX_IDLE; // Return to idle state after a valid stop bit
152  end else begin
153  state <= RX_IDLE; // Error in stop bit, reset to idle
154  end
155  count <= 0;
156  end else begin
157  count <= count + 1;
158  end
159  end
160
161  default: begin
162  state <= RX_IDLE; // Default to idle for safety
163  end
164  endcase
165  end
166  end
167  endmodule: uart_rx

```

**uart\_rx.sv Resource Usage Summary**

ucsd > ece111 > HW > Homework6 > Lab6 > uart\_top > uart\_rx >  uart\_rx-Resource Usage Summary.rpt

36	+-----+-----+
37	; Resource ; Usage ;
38	+-----+-----+
39	; Estimated ALUTs Used ; 31 ;
40	; -- Combinational ALUTs ; 31 ;
41	; -- Memory ALUTs ; 0 ;
42	; -- LUT_REGS ; 0 ;
43	; Dedicated logic registers ; 24 ;
44	; ; ;
45	; Estimated ALUTs Unavailable ; 14 ;
46	; -- Due to unpartnered combinational logic ; 14 ;
47	; -- Due to Memory ALUTs ; 0 ;
48	; ; ;
49	; Total combinational functions ; 31 ;
50	; Combinational ALUT usage by number of inputs ; ;
51	; -- 7 input functions ; 1 ;
52	; -- 6 input functions ; 13 ;
53	; -- 5 input functions ; 5 ;
54	; -- 4 input functions ; 9 ;
55	; -- <=3 input functions ; 3 ;
56	; ; ;
57	; Combinational ALUTs by mode ; ;
58	; -- normal mode ; 30 ;
59	; -- extended LUT mode ; 1 ;
60	; -- arithmetic mode ; 0 ;
61	; -- shared arithmetic mode ; 0 ;
62	; ; ;
63	; Estimated ALUT/register pairs used ; 45 ;
64	; ; ;
65	; Total registers ; 24 ;
66	; -- Dedicated logic registers ; 24 ;
67	; -- I/O registers ; 0 ;
68	; -- LUT_REGS ; 0 ;
69	; ; ;
70	; ; ;
71	; I/O pins ; 12 ;
72	; ; ;
73	; DSP block 18-bit elements ; 0 ;
74	; ; ;
75	; Maximum fan-out node ; clk~input ;
76	; Maximum fan-out ; 24 ;
77	; Total fan-out ; 234 ;
78	; Average fan-out ; 2.96 ;
79	+-----+-----+


Andrew Onozuka A16760043

ECE 111 HW6 | 11/13/2024

uart\_rx.sv RTL viewer: not required

uart\_rx.sv post mapping viewer: not required


uart\_rx.sv State Machine Viewer + State Transition Table: (table too large for 1 photo)




full simulation transcript:

```
ModelSim> vsim work. uart_rx_testbench
# vsim work. uart_rx_testbench
# Start time: 15:50:50 on Nov 13, 2024
# Loading sv_std.std
# Loading work. uart_rx_testbench
# Loading work. uart_rx
VSIM4> run -all
# Test Passed - Correct Byte Received time=          3200  expected=a5  actual=a5
# Test Passed - Correct Byte Received time=          6400  expected=a8  actual=a8
# Test Passed - Correct Byte Received time=          9600  expected=ab  actual=ab
# Test Passed - Correct Byte Received time=         12800  expected=ae  actual=ae
# ** Note: $finish      : C:/Users/Ryo Andrew Onozuka/Documents/GitHub/notes/ucsd/ece111/HW/Homework6/Lab6/uart_top/uart_rx/uart_rx_testbench.sv(91)
# Time: 13620 ns  Iteration: 0  Instance: /uart_rx_testbench
# 1
# Break in Module uart_rx_testbench at C:/Users/Ryo Andrew Onozuka/Documents/GitHub/notes/ucsd/ece111/HW/Homework6/Lab6/uart_top/uart_rx/uart_rx_testbench.sv line 91
VSIM5>
```


### simulation snapshots + explanations:



zoomed to match waveform view 1 in the writeup. this view shows the changes in the start bit, displaying going through all of the states. it shows when the first byte is received by uart\_rx and done is set to 1 once all of the start bit, 8 data bits, and stop bit are serially transmitted. it also shows the beginning of the second byte received. in this screenshot the byte\_data is still in the wrong radix (not hexadecimal), but we see it stay constant as it is provided by the testbench to see if we are accurately receiving the information. see previous page of simulation transcripts confirming that we do indeed get the correct byte received.



zoomed to match waveform view 2 in the writeup. view 2 highlights the 16 clocks per rx serial bit for NUM\_CLKS\_PER\_BIT=16. We also see that we sample rx=0 start bit at the midpoint when the count is 7, and when count is 15 we sample the first data bit at the midpoint.



zoomed to match waveform view 3 in the writeup. view 3 highlights the four parallel 8-bit dout and confirming that they are correct and match with the byte\_data provided by the testbench.

These 3 views of the waveforms as well as the correct output given by the transcript collectively demonstrate that the design of uart\_rx operates as expected, with correct state transitions, bit sampling, and data reconstruction. The done signal accurately indicates when a byte is ready, and dout matches the expected values from byte\_data, verifying the reliability of the UART receiver design.

## uart\_top.sv Design Code:

```
ucsd > ece111 > HW > Homework6 > Lab6 > uart_top > uart_top.sv
1  // UART TX RTL Code
2  module uart_top #(parameter NUM_CLKS_PER_BIT=16)
3  (input logic tx_clk, tx_rstn, rx_clk, rx_rstn,
4   input logic[7:0] tx_din,
5   input logic tx_start,
6   output logic tx_done, rx_done,
7   output logic[7:0] rx_dout);
8
9
10 // wire to connect output of uart_tx "tx" signal to
11 // uart_rx "rx" signal
12 logic serial_data_bit;
13
14 // Instantiate uart transmitter module
15 uart_tx #(.NUM_CLKS_PER_BIT(NUM_CLKS_PER_BIT)) uart_tx_inst (
16     .clk(tx_clk),
17     .rstn(tx_rstn),
18     .din(tx_din),
19     .start(tx_start),
20     .done(tx_done),
21     .tx(serial_data_bit) // Output of transmitter connected to serial line
22 );
23
24 // Instantiate uart receiver module
25 uart_rx #(.NUM_CLKS_PER_BIT(NUM_CLKS_PER_BIT)) uart_rx_inst (
26     .clk(rx_clk),
27     .rstn(rx_rstn),
28     .rx(serial_data_bit), // Connect transmitter output to receiver input
29     .done(rx_done),
30     .dout(rx_dout)
31 );
32
33 endmodule: uart_top
```



**uart\_top.sv Resource Usage Summary**

ucsd > ece111 > HW > Homework6 > Lab6 > uart\_top > uart\_top-Resource Usage Summary.rpt

33			
34	+-----+		
35	; Analysis & Synthesis Resource Usage Summary		;
36	+-----+		
37	; Resource	; Usage	;
38	+-----+		
39	; Estimated ALUTs Used	; 50	;
40	; -- Combinational ALUTs	; 50	;
41	; -- Memory ALUTs	; 0	;
42	; -- LUT_REGS	; 0	;
43	; Dedicated logic registers	; 38	;
44	;	;	;
45	; Estimated ALUTs Unavailable	; 23	;
46	; -- Due to unpartnered combinational logic	; 23	;
47	; -- Due to Memory ALUTs	; 0	;
48	;	;	;
49	; Total combinational functions	; 50	;
50	; Combinational ALUT usage by number of inputs	;	;
51	; -- 7 input functions	; 3	;
52	; -- 6 input functions	; 20	;
53	; -- 5 input functions	; 10	;
54	; -- 4 input functions	; 12	;
55	; -- <=3 input functions	; 5	;
56	;	;	;
57	; Combinational ALUTs by mode	;	;
58	; -- normal mode	; 47	;
59	; -- extended LUT mode	; 3	;
60	; -- arithmetic mode	; 0	;
61	; -- shared arithmetic mode	; 0	;
62	;	;	;
63	; Estimated ALUT/register pairs used	; 73	;
64	;	;	;
65	; Total registers	; 38	;
66	; -- Dedicated logic registers	; 38	;
67	; -- I/O registers	; 0	;
68	; -- LUT_REGS	; 0	;
69	;	;	;
70	;	;	;
71	; I/O pins	; 23	;
72	;	;	;
73	; DSP block 18-bit elements	; 0	;
74	;	;	;
75	; Maximum fan-out node	; rx_clk~input	;
76	; Maximum fan-out	; 24	;
77	; Total fan-out	; 376	;
78	; Average fan-out	; 2.81	;
79	+-----+		
80			


Andrew Onozuka A16760043

ECE 111 HW6 | 11/13/2024

uart\_top.sv RTL viewer: not required

uart\_top.sv post mapping viewer: not required


uart\_top.sv State Machine Viewer + State Transition Table: (table too large for 1 photo)




full simulation transcript:

```
add wave sim:/uart_top_testbench/*
VSI5M> run -all
# Test Passed - Correct Byte Received time= 3150 expected=a5 actual=a5
# Test Passed - Correct Byte Received time= 6430 expected=a8 actual=a8
# Test Passed - Correct Byte Received time= 9710 expected=ab actual=ab
# Test Passed - Correct Byte Received time= 12990 expected=ae actual=ae
# * Note: $finish : C:/Users/Ryo Andrew Onozuka/Documents/GitHub/notes/ucsd/ecell11/HW/Homework6/Lab6/uart_top/uart_top_testbench.sv(109)
# Time: 13650 ns Iteration: 0 Instance: /uart_top_testbench
# 1
# Break in Module uart_top_testbench at C:/Users/Ryo Andrew Onozuka/Documents/GitHub/notes/ucsd/ecell11/HW/Homework6/Lab6/uart_top/uart_top_testbench.sv line 109
```

### simulation snapshot + explanation:



### initial snapshot



second snapshot taken to match the waveforms particularly focused on in the writeup. this view shows the tx and rx signals, which displays how the serial data is transmitted by `uart_tx` and received by `uart_rx`. `uart_rx` converts the serial data into parallel 8-bit data which can be seen at `rx_dout`.

The waveform and testbench output demonstrate the correct operation of the `uart_top` module, which integrates UART transmission and reception. After initialization, the testbench provides 8-bit values to `tx_din` and asserts `tx_start` to begin each transmission. The transmitter sends each byte serially through the tx line, which is directly connected to the rx input of the receiver. This serial data includes a start bit, 8 data bits, and a stop bit. When the receiver completes each byte, it asserts `rx_done`, indicating that the received byte is available on `rx_dout`.

The testbench verifies that `rx_dout` matches the expected `tx_din` values, and each successful reception is confirmed by messages in the output, showing matching expected and actual byte values with accurate timestamps. This process is repeated for four bytes, demonstrating that the `uart_top` module reliably transmits and receives data with correct timing and data integrity. The waveforms confirm each step, from start to stop bit, ensuring that the design meets the requirements for UART communication.

Andrew Onozuka A16760043

ECE 111 HW6 | 11/13/2024

## uart\_rx\_control.sv Design Code:

```
ucsd > ece111 > HW > Homework6 > Lab6 > uart_control_system > uart_rx_control.sv
1 // UART RX CONTROL RTL Code
2 module uart_rx_control #(parameter NUM_OF_BYTES = 16)
3 (
4     input logic clk, rstn, // clock, synchronous active low reset
5     output logic [7:0] mem_write_data, // output data byte to be written to RAM memory
6     output logic [3:0] mem_write_addr, // address to memory to write data byte received by uart_tx fsm
7     output logic mem_write_enable, // if set to '1', write data byte to memory in testbench
8     input logic uart_rx_done, // comes from uart_rx FSM as indication that parallel data byte is received and available to be written in testbench RAM
9     input logic [7:0] uart_rx_data, // parallel data byte received from uart_rx FSM
10    output logic message_received // indicates that all data bytes are received by uart_rx FSM and written to RAM memory in testbench
11 );
12
13 // local variable
14 logic [7:0] received_data;
15
16 // Variable to count number of data bytes received
17 integer j;
18
19 // state encoding and state variable
20 enum logic [1:0] {
21     IDLE = 2'b00, // IDLE FSM state
22     WAIT = 2'b01, // FSM state to wait for uart_rx FSM to send data byte to uart_rx_control FSM
23     WRITE = 2'b10, // FSM state to write data byte to write to RAM memory in testbench
24 } state;
25
26 // FSM with single always block for next state,
27 // present state flipflop and output logic
28 // Note : use non-blocking assignment statement in always_ff block.
29 // Do not have any blocking assignment statements inside always_ff block
30 always_ff @(posedge clk) begin
31     if(!rstn) begin
32         mem_write_addr <= 0;
33         mem_write_data <= 0;
34         mem_write_enable <= 0;
35         message_received <= 0;
36         j <= 0;
37         state <= IDLE;
38     end
39     else begin
40         case(state)
41             // Initialize memory write address, write enable control and memory write data signals to 0
42             // Initialize message_received, j to 0
43             // Then move to WAIT state
44             IDLE: begin
45                 mem_write_addr <= 0;
46                 mem_write_data <= 0;
47                 mem_write_enable <= 0;
48                 message_received <= 0;
49                 j <= 0;
50                 state <= WAIT;
51             end
```

```
ucsd > ece111 > HW > Homework6 > Lab6 > uart_control_system > uart_rx_control.sv
30 always_ff @(posedge clk) begin
31     else begin
32         case(state)
33             IDLE: begin
34                 state <= WAIT;
35             end
36             WAIT: begin
37                 // Wait for uart_rx FSM to indicate data byte is available
38                 // This is done by waiting for uart_rx_done == 1 and then read uart_rx_data sent by uart_rx FSM
39                 // and store it to received_data local variable. Then move to WRITE state to write data byte
40                 // to RAM memory in testbench
41                 // Check if all data bytes have been received from uart_rx FSM, if yes then move to WAIT state otherwise
42                 // wait for uart_rx_done == 1 as mentioned above.
43                 if(j < NUM_OF_BYTES) begin
44                     if(uart_rx_done == 1) begin
45                         received_data <= uart_rx_data; // Capture the data byte from uart_rx
46                         state <= WRITE; // Move to WRITE state
47                     end
48                     else begin
49                         mem_write_enable <= 0; // Ensure write enable is low while waiting
50                         state <= WAIT; // Stay in WAIT state
51                     end
52                 end
53                 else begin
54                     message_received <= 1; // Indicate all bytes have been received
55                     state <= IDLE; // Go back to IDLE state
56                 end
57             end
58             WRITE: begin
59                 // Note : Do not have mem_write_addr = mem_write_addr + 1 instead assign j to mem_write_addr as shown below
60                 mem_write_addr <= j;
61                 mem_write_enable <= 1; // Enable writing to memory
62                 mem_write_data <= received_data; // Write received data to memory
63                 j <= j + 1; // Increment the address counter
64                 state <= WAIT; // Return to WAIT state
65             end
66             // In Default state move to IDLE state
67             default: begin
68                 state <= IDLE;
69             end
70         endcase
71     end
72 end
73
74 // Write data byte to RAM memory inside testbench
75 // This can be achieved by setting mem_write_enable to 1, set mem_write_addr to 'j' to increment
76 // memory address and copy received_data to mem_write_data
77 WRITE: begin
78     // Note : Do not have mem_write_addr = mem_write_addr + 1 instead assign j to mem_write_addr as shown below
79     mem_write_addr <= j;
80     mem_write_enable <= 1; // Enable writing to memory
81     mem_write_data <= received_data; // Write received data to memory
82     j <= j + 1; // Increment the address counter
83     state <= WAIT; // Return to WAIT state
84 end
85
86 // In Default state move to IDLE state
87 default: begin
88     state <= IDLE;
89 end
90 endcase
91 end
92 end
93
94 endmodule: uart_rx_control
```

**uart\_rx\_control.sv Resource Usage Summary**

ucsd > ece111 > HW > Homework6 > Lab6 > uart_control_system >  uart_rx_control-Resource Usage Summary.rpt			
36	+-----+-----+-----+		
37	; Resource	; Usage	;
38	+-----+-----+-----+		
39	; Estimated ALUTs Used	; 86	;
40	; -- Combinational ALUTs	; 86	;
41	; -- Memory ALUTs	; 0	;
42	; -- LUT_REGS	; 0	;
43	; Dedicated logic registers	; 56	;
44	;	;	;
45	; Estimated ALUTs Unavailable	; 0	;
46	; -- Due to unpartnered combinational logic	; 0	;
47	; -- Due to Memory ALUTs	; 0	;
48	;	;	;
49	; Total combinational functions	; 86	;
50	; Combinational ALUT usage by number of inputs	;	;
51	; -- 7 input functions	; 0	;
52	; -- 6 input functions	; 5	;
53	; -- 5 input functions	; 1	;
54	; -- 4 input functions	; 46	;
55	; -- <=3 input functions	; 34	;
56	;	;	;
57	; Combinational ALUTs by mode	;	;
58	; -- normal mode	; 54	;
59	; -- extended LUT mode	; 0	;
60	; -- arithmetic mode	; 32	;
61	; -- shared arithmetic mode	; 0	;
62	;	;	;
63	; Estimated ALUT/register pairs used	; 92	;
64	;	;	;
65	; Total registers	; 56	;
66	; -- Dedicated logic registers	; 56	;
67	; -- I/O registers	; 0	;
68	; -- LUT_REGS	; 0	;
69	;	;	;
70	;	;	;
71	; I/O pins	; 25	;
72	;	;	;
73	; DSP block 18-bit elements	; 0	;
74	;	;	;
75	; Maximum fan-out node	; clk~input	;
76	; Maximum fan-out	; 56	;
77	; Total fan-out	; 494	;
78	; Average fan-out	; 2.57	;
79	+-----+-----+-----+		
80			



Andrew Onozuka A16760043

ECE 111 HW6 | 11/13/2024

## uart\_tx\_control.sv Design Code:

```
ucsd > ece111 > HW > Homework6 > Lab6 > uart_control_system > E uart_tx_control.sv
1 // UART TX CONTROL RTL code
2 module uart_tx_control #(parameter NUM_OF_BYTES = 4)
3 (
4     input logic clk, rstn, // clock, synchronous active low reset
5     input logic[7:0] mem_read_data, // input data bytes from memory
6     output logic[3:0] mem_read_enable, // address to memory to read input data bytes
7     output logic mem_read_done, // if set to '0', read data bytes from memory
8     output logic transmission_done, // set to '1' by FSM when all data bytes are transmitted to receiver
9     input logic uart_tx_done, // comes from uart_tx FSM as indication that data byte requested by tx control FSM has been transmitted to uart_rx
10    output logic[7:0] uart_tx_data, // data byte sent to uart_tx FSM to transmit serially data to uart_rx
11    output logic uart_tx_start // tx control FSM instructs uart_tx FSM to start data byte transmission to uart_rx
12 );
13
14 // Variable to count number of data bytes transmitted
15 integer j;
16
17 // State encoding and state variable
18 enum logic[2:0]{
19     IDLE = 3'b000, // IDLE FSM State
20     READ = 3'b001, // Memory Read FSM State to read input message data byte
21     DELAY = 3'b010, // Wait for Read data from memory in testbench to be available in tx control FSM
22     TRANSMIT = 3'b011, // Send data byte to uart_tx FSM and instruct uart_tx FSM to start serial data transmission to uart_rx
23     WAIT = 3'b100 // Waits for tx done from uart_tx FSM which indicates uart_tx has transmitted 1 data byte to uart_rx
24 } state;
25
26 // FSM with single always block for next state,
27 // present state flip-flop and output logic
28 // Note : use non-blocking assignment statement in always_ff block.
29 // Do not have any blocking assignment statements inside always_ff block
30 always_ff @(posedge clk) begin
31     if(rstn) begin
32         mem_read_addr <- 0;
33         mem_read_enable <- 0;
34         transmission_done <- 0;
35         uart_tx_data <- 0;
36         uart_tx_start <- 0;
37         state <- IDLE;
38         j <- 0;
39     end
40     else begin
41         case(state)
42             // Initialize memory read address, read enable control signals to 0
43             // Initialize transmission_done, uart_tx_data, uart_tx_start, j to 0
44             // Then move to READ state
45             IDLE: begin
46                 mem_read_addr <- 0;
47                 mem_read_enable <- 0;
48                 transmission_done <- 0;
49                 uart_tx_data <- 0;
50                 uart_tx_start <- 0;
51                 state <- READ;
52                 j <- 0;
53             end
54
55             // Read all data bytes from ROM model which is instantiated in testbench
56             // To achieve this set mem_read_data to '1' and set mem_read_addr to value 'j'
57             // j is incrementing memory address value it should be set in READ state
58             // Check if all 'j' count is less than NUM_OF_BYTES, i.e. if all data bytes from ROM
59             // in testbench has been transmitted by uart_tx to uart_rx
60             // If all data bytes transmitted then move to IDLE state and reset mem_read_enable to 0
61             // otherwise read next data byte from ROM memory in testbench and then move to DELAY state
62             READ: begin
63                 if(j < NUM_OF_BYTES) begin
64                     // Note : Do not have mem_read_addr = mem_read_addr + 1 instead assign j to mem_read_addr
65                     // as 'j' has been already incremented in wait state and new value is available to indicate next read address
66                     mem_read_enable <- 1; // Enable memory read
67                     mem_read_addr <- j; // Set memory address to read the next byte
68                     state <- DELAY; // Move to DELAY state
69                 end
70             end
71
72             // Important : ROM/RAM memory will take 1 cycle to provide data on mem_read_data
73             // after mem_read_enable is set to '1'
74             // mem_read_enable is set to '1' in READ FSM, so this DELAY state is required
75             // before read data byte is further sent by uart_tx_control FSM to uart_tx input pin port
76             // Then move to TRANSMIT state
77             DELAY: begin
78                 state <- TRANSMIT;
79             end
80
81             // Indicate uart_tx FSM that din data byte is available for transmission and
82             // uart_tx should start serial transmission each bit in data byte to uart_rx
83             // To do this, set uart_tx_start to '1' and pass mem_read_data to uart_tx_data
84             // Then move to WAIT state
85             TRANSMIT: begin
86                 uart_tx_start <- 1; // Start UART transmission
87                 uart_tx_data <- mem_read_data; // Load data byte for transmission
88                 state <- WAIT; // Move to WAIT state
89             end
90
91             // Wait until uart_tx has completed serial transmission of data byte to uart_rx
92             // To achieve this wait for uart_tx_done == 1 which is coming from uart_tx to uart_tx_control FSM
93             // and then increment 'j' by '1' to indicate 1 data byte has been sent to uart_rx
94             // Then move to READ state if uart_tx_done is '1' otherwise state in WAIT state
95             // until uart_tx_done from uart_tx FSM is '1'
96             WAIT: begin
97                 if(uart_tx_done == 1) begin
98                     // Reset start signal
99                     uart_tx_start <- 0;
100                    // Increment byte counter
101                    j <- j + 1;
102                    state <- READ; // Move to READ state to fetch next byte
103                end
104                else begin
105                    // Keep start signal low
106                    state <- WAIT; // Stay in WAIT state
107                end
108            end
109
110             // In Default state move to IDLE state
111             default: begin
112                 state <- IDLE;
113             end
114         endcase
115     end
116 end
117 endmodule
118
119 ucsc > ece111 > HW > Homework6 > Lab6 > uart_control_system > E uart_tx_control.sv
120 always_ff @(posedge clk) begin
121     else begin
122         case(state)
123             READ: begin
124                 if(j < NUM_OF_BYTES) begin
125                     // Note : Do not have mem_read_addr = mem_read_addr + 1 instead assign j to mem_read_addr
126                     // as 'j' has been already incremented in wait state and new value is available to indicate next read address
127                     mem_read_enable <- 1; // Enable memory read
128                     mem_read_addr <- j; // Set memory address to read the next byte
129                     state <- DELAY; // Move to DELAY state
130                 end
131             end
132
133             // Important : ROM/RAM memory will take 1 cycle to provide data on mem_read_data
134             // after mem_read_enable is set to '1'
135             // mem_read_enable is set to '1' in READ FSM, so this DELAY state is required
136             // before read data byte is further sent by uart_tx_control FSM to uart_tx input pin port
137             // Then move to TRANSMIT state
138             DELAY: begin
139                 state <- TRANSMIT;
140             end
141
142             // Indicate uart_tx FSM that din data byte is available for transmission and
143             // uart_tx should start serial transmission each bit in data byte to uart_rx
144             // To do this, set uart_tx_start to '1' and pass mem_read_data to uart_tx_data
145             // Then move to WAIT state
146             TRANSMIT: begin
147                 uart_tx_start <- 1; // Start UART transmission
148                 uart_tx_data <- mem_read_data; // Load data byte for transmission
149                 state <- WAIT; // Move to WAIT state
150             end
151
152             // Wait until uart_tx has completed serial transmission of data byte to uart_rx
153             // To achieve this wait for uart_tx_done == 1 which is coming from uart_tx to uart_tx_control FSM
154             // and then increment 'j' by '1' to indicate 1 data byte has been sent to uart_rx
155             // Then move to READ state if uart_tx_done is '1' otherwise state in WAIT state
156             // until uart_tx_done from uart_tx FSM is '1'
157             WAIT: begin
158                 if(uart_tx_done == 1) begin
159                     // Reset start signal
160                     uart_tx_start <- 0;
161                     // Increment byte counter
162                     j <- j + 1;
163                     state <- READ; // Move to READ state to fetch next byte
164                 end
165                 else begin
166                     // Keep start signal low
167                     state <- WAIT; // Stay in WAIT state
168                 end
169             end
170
171             // In Default state move to IDLE state
172             default: begin
173                 state <- IDLE;
174             end
175         endcase
176     end
177 end
178 endmodule
```

**uart\_tx\_control.sv Resource Usage Summary**

ucsd > ece111 > HW > Homework6 > Lab6 > uart\_control\_system > ≡ uart\_tx\_control-Resource Usage Summary.rpt

34	+-----+-----+-----+
35	; Analysis & Synthesis Resource Usage Summary ;
36	+-----+-----+-----+
37	; Resource ; Usage ;
38	+-----+-----+-----+
39	; Estimated ALUTs Used ; 90 ;
40	; -- Combinational ALUTs ; 90 ;
41	; -- Memory ALUTs ; 0 ;
42	; -- LUT_REGS ; 0 ;
43	; Dedicated logic registers ; 52 ;
44	; ; ;
45	; Estimated ALUTs Unavailable ; 7 ;
46	; -- Due to unpartnered combinational logic ; 7 ;
47	; -- Due to Memory ALUTs ; 0 ;
48	; ; ;
49	; Total combinational functions ; 90 ;
50	; Combinational ALUT usage by number of inputs ; ;
51	; -- 7 input functions ; 0 ;
52	; -- 6 input functions ; 7 ;
53	; -- 5 input functions ; 35 ;
54	; -- 4 input functions ; 11 ;
55	; -- <=3 input functions ; 37 ;
56	; ; ;
57	; Combinational ALUTs by mode ; ;
58	; -- normal mode ; 58 ;
59	; -- extended LUT mode ; 0 ;
60	; -- arithmetic mode ; 32 ;
61	; -- shared arithmetic mode ; 0 ;
62	; ; ;
63	; Estimated ALUT/register pairs used ; 97 ;
64	; ; ;
65	; Total registers ; 52 ;
66	; -- Dedicated logic registers ; 52 ;
67	; -- I/O registers ; 0 ;
68	; -- LUT_REGS ; 0 ;
69	; ; ;
70	; ; ;
71	; I/O pins ; 26 ;
72	; ; ;
73	; DSP block 18-bit elements ; 0 ;
74	; ; ;
75	; Maximum fan-out node ; clk~input ;
76	; Maximum fan-out ; 52 ;
77	; Total fan-out ; 532 ;
78	; Average fan-out ; 2.74 ;
79	+-----+-----+-----+
80	




Andrew Onozuka A16760043

ECE 111 HW6 | 11/13/2024

uart\_tx\_control.sv RTL viewer: not required

uart\_tx\_control.sv post mapping viewer: not required

uart\_tx\_control.sv State Machine Viewer + State Transition Table:




## uart\_control\_system.sv Design Code:

```

ucsd > ece111 > HW > Homework6 > Lab6 > uart_control_system > uart_control_system.sv
1  // UART Control System Top Level Module
2  module uart_control_system #(parameter NUM_CLKS_PER_BIT=16, parameter NUM_OF_BYTES=4)
3  (
4      input logic clock, rstn, // posedge clock and synchronous active low reset
5      output logic[3:0] mem_write_addr, // memory write address generated to write RAM in testbench
6      output logic[7:0] mem_write_data, // memory write data generated to write data to RAM in testbench
7      output logic mem_write_enable, // memory write enable generated to enable writing to RAM in testbench
8      input logic[7:0] mem_read_data, // memory read data returned from ROM in testbench
9      output logic[3:0] mem_read_addr, // memory read address generated to read ROM in testbench
10     output logic mem_read_enable, // memory read enable generated to enable reading of ROM in testbench
11     output logic transmission_done, // indicates all data bytes have been transmitted by uart tx control system
12     output logic message_received // indicates all data bytes have been received by uart rx control system
13 );
14
15 // local variable
16 logic tx_start;
17 logic tx_done;
18 logic [7:0] tx_data;
19 logic [7:0] rx_data;
20 logic rx_done;
21
22 // Instantiate UART TX CONTROL Module
23 uart_tx_control #(.NUM_OF_BYTES(NUM_OF_BYTES)) tx_control_fsm(
24     .clk(clock),
25     .rstn(rstn),
26     .mem_read_data(mem_read_data), // connect to mem_read_data input primary port
27     .mem_read_addr(mem_read_addr), // connect to mem_read_addr output primary port
28     .mem_read_enable(mem_read_enable), // connect to mem_read_enable output primary port
29     .transmission_done(transmission_done), // connect to transmission_done output primary port
30     .uart_tx_done(tx_done), // connect to tx_done coming from uart_top module instance
31     .uart_tx_data(tx_data), // connect to tx_data going into uart_top module instance
32     .uart_tx_start(tx_start) // connect to tx_start going into uart_top module instance
33 );
34
35 // Instantiate UART RX CONTROL Module
36 // Note : Student to make connections below for uart_rx_control module instantiation
37 uart_rx_control #(.NUM_OF_BYTES(NUM_OF_BYTES)) rx_control_fsm(
38     .clk(clock),
39     .rstn(rstn),
40     .mem_write_data(mem_write_data), // connect to mem_write_data output primary port
41     .mem_write_addr(mem_write_addr), // connect to mem_write_addr output primary port
42     .mem_write_enable(mem_write_enable), // connect to mem_write_enable output primary port
43     .message_received(message_received), // connect to message_received output primary port
44     .uart_rx_done(rx_done), // connect to rx_done coming from uart_top module instance
45     .uart_rx_data(rx_data) // connect to rx_data coming from uart_top module instance
46 );
47
48 // Instantiate UART TOP Module
49 // uart_top module code has two child modules instantiated : uart_rx and uart_tx modules
50 // and uart_tx outout tx signal is connected to input rx signal of uart_rx module
51 // See definition of uart_top in uart_top.sv
52 uart_top #(.NUM_CLKS_PER_BIT(NUM_CLKS_PER_BIT)) uart_top_inst(
53     .tx_clk(clock),
54     .tx_rstn(rstn),
55     .rx_clk(clock),
56     .rx_rstn(rstn),
57     .tx_start(tx_start), // connected to uart_tx_start port of uart_tx_control module instance
58     .tx_done(tx_done), // connected to uart_tx_done port of uart_tx_control module instance
59     .tx_din(tx_data), // connected to uart_tx_data port of uart_tx_control module instance
60     .rx_done(rx_done), // connected to uart_rx_done port of uart_rx_control module instance
61     .rx_dout(rx_data) // connected to uart_rx_data port of uart_rx_control module instance
62 );
63
64 endmodule : uart_control_system

```

**uart\_control\_system.sv Resource Usage Summary**


ucsd > ece111 > HW > Homework6 > Lab6 > uart\_control\_system >  uart\_control\_system-Resource Usage Summary.rpt

34	+-----+-----+-----+
35	; Analysis & Synthesis Resource Usage Summary ;
36	+-----+-----+-----+
37	; Resource ; Usage ;
38	+-----+-----+-----+
39	; Estimated ALUTs Used ; 227 ;
40	; -- Combinational ALUTs ; 227 ;
41	; -- Memory ALUTs ; 0 ;
42	; -- LUT_REGS ; 0 ;
43	; Dedicated logic registers ; 146 ;
44	; ; ;
45	; Estimated ALUTs Unavailable ; 29 ;
46	; -- Due to unpartnered combinational logic ; 29 ;
47	; -- Due to Memory ALUTs ; 0 ;
48	; ; ;
49	; Total combinational functions ; 227 ;
50	; Combinational ALUT usage by number of inputs ; ;
51	; -- 7 input functions ; 3 ;
52	; -- 6 input functions ; 31 ;
53	; -- 5 input functions ; 12 ;
54	; -- 4 input functions ; 97 ;
55	; -- <=3 input functions ; 84 ;
56	; ; ;
57	; Combinational ALUTs by mode ; ;
58	; -- normal mode ; 160 ;
59	; -- extended LUT mode ; 3 ;
60	; -- arithmetic mode ; 64 ;
61	; -- shared arithmetic mode ; 0 ;
62	; ; ;
63	; Estimated ALUT/register pairs used ; 262 ;
64	; ; ;
65	; Total registers ; 146 ;
66	; -- Dedicated logic registers ; 146 ;
67	; -- I/O registers ; 0 ;
68	; -- LUT_REGS ; 0 ;
69	; ; ;
70	; ; ;
71	; I/O pins ; 30 ;
72	; ; ;
73	; DSP block 18-bit elements ; 0 ;
74	; ; ;
75	; Maximum fan-out node ; clock~input ;
76	; Maximum fan-out ; 146 ;
77	; Total fan-out ; 1306 ;
78	; Average fan-out ; 3.02 ;
79	+-----+-----+-----+

uart\_control\_system.sv RTL viewer: not required


uart\_control\_system.sv post mapping viewer: not required

uart\_control\_system.sv State Machine Viewer + State Transition Table:



full simulation transcript:

```
Transcript
# -- Compiling module uart_tx_control
#
# Top level modules:
#   uart_tx_control
# End time: 17:42:05 on Nov 13, 2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
ModelSim> vsim work.uart_control_system_testbench
# vsim work.uart_control_system_testbench
# Start time: 17:42:10 on Nov 13, 2024
# Loading sv_std.std
# Loading work.uart_control_system_testbench
# Loading work.uart_control_system
# Loading work.uart_tx_control
# Loading work.uart_rx_control
# Loading work.uart_top
# Loading work.uart_tx
# Loading work.uart_rx
VSI10> run -all
# Test Passed - Correct Byte 0 Received time=13160 ns expected byte data=a5 actual byte data=a5
# Test Passed - Correct Byte 1 Received time=13160 ns expected byte data=a8 actual byte data=a8
# Test Passed - Correct Byte 2 Received time=13160 ns expected byte data=ab actual byte data=ab
# Test Passed - Correct Byte 3 Received time=13160 ns expected byte data=ae actual byte data=ae
** Note: $finish : C:/Users/Ryo Andrew Onozuka/Documents/GitHub/notes/ucsd/ecell11/HW/Homework6/Lab6/uart_control_system/uart_control_system_testbench.sv(134)
# Time: 13250 ns Iteration: 1 Instance: /uart_control_system_testbench
# Break in Module uart_control_system_testbench at C:/Users/Ryo Andrew Onozuka/Documents/GitHub/notes/ucsd/ecell11/HW/Homework6/Lab6/uart_control_system/uart_control_system_testbench.sv line 134
VSI11>
```

**simulation snapshot + explanation:**

waves are matched and ordered to be consistent with the provided snapshot in the writeup. the rom and ram show that we originally start with 00 00 00 00 and as data bytes are received from uart\_rx they are written in ram by rx\_control. if we zoom in at the end, we can see that ram fully matches the rom



To summarize all of part c, the modules in the UART Control System handle data flow from ROM to RAM via UART transmission. The uart\_tx\_control module reads bytes from the ROM, manages the read address, and initiates UART transmission through the uart\_top module, which handles bit-by-bit serial transmission of each byte. Meanwhile, uart\_rx\_control awaits the serial data from uart\_top, assembles the bits back into bytes, and writes each byte sequentially into the RAM.

This process is synchronized, ensuring that each byte is only read from ROM and transmitted once the previous byte has been sent and acknowledged by the UART system. uart\_tx\_control and uart\_rx\_control work with clear handshakes, where tx\_start signals transmission start and tx\_done and rx\_done verify that each byte is fully transmitted and received. The system ensures each byte received by uart\_rx\_control is written correctly to RAM with proper addresses, maintaining data integrity and flow control.

The test output confirms that all received bytes match the expected data, proving that the whole system is able to work together accurately.