

Lecture 1: Introduction

UCSD ECE 111

Prof. Farinaz Koushanfar

Fall 2024

Some slides are courtesy of Prof. Lin Prof. Karna, or Prof. Turakia's ECE111 courses

ECE 111 - Fall 2023 course info

Class section/meeting times

- Section ID: 552096
- Lectures: Tues/Thurs 14:00-15:20PM; Location: WLH 2204
- In-Person Discussions: Wed 4-4:50PM (starting Oct 9); Location: CNTRE 214
- Virtual Location: Meeting ID: 948 6397 0932; Passcode 004453
- https://ucsd.zoom.us/j/94863970932?pwd=iXcQXbLYjOaAQTdOJlrmglCYMSyeir.1
- Instructor: Prof. Farinaz Koushanfar
 - Office hours: Tues 12-14pm (and by email appt)
 - (in person and by email appointment)
 - Office: Jacobs Hall 4201 (FAH 4th floor MICS Collab)

Teaching Assistants:

- Devanshi Panchal
 depanchal@ucsd.edu>
- Arnav Kulkarni <a3kulkarni@ucsd.edu>
- Virtual office hours: 14-15:50pm MWF, and by email appointment

ECE 111 - Fall 2023 course info

- Course webpage
 - https://canvas.ucsd.edu/
- All announcements will be done through Piazza. We will add a Piazza section on Canvas so you can sign up there
- Grading
- 35% homeworks (5 out of 6 best / 7% each)
- 5% Participation
- 20% Final Project part 1
- 30% Final Project part 2
- 10% Final Presentation

Teaching Platform and Resources

- Discussion Forum: Piazza
 - Live streaming of lectures using Podcast
 - Lectures will also be recorded, and links will be published to students on canvas
 - Each week lecture online meetings are scheduled and published on class canvas
- Canvas will be used to publish course material and resources:
 - Lecture slides, Zoom meetings, homework, project, quiz, tools instructions, learning resources
- Piazza for Q&A and Announcements:
 - All announcements on piazza such as quiz date, polls, project discussion sessions and more
 - Using piazza students can ask any questions on lectures, homework, projects, quiz and more
- Gradescope to publish and upload homeworks:
 - Homework's and final project will be published on gradescope which is linked inside canvas
 - Students to upload their homework and final project report on gradescope through canvas


ECE 111 course overview

- Digital Circuit design using the hardware description (SystemVerilog) Language
- Use tools to simulate and implement circuits in the SystemVerilog
 - Using commercial CAD tools for ASIC/ Field Programmable Logic Arrays (FPGAs)
- Implementing designs and optimizing
 - Complex digital designs from algorithms to implementation
 - Hands-on projects
- The name "SystemVerilog" describes hardware at the same level as "Verilog", but it adds a number of enhancements and improved syntax
- SystemVerilog files have a ".sv" extension so that the compiler knows that the file is in SystemVerilog rather than Verilog

ECE 111 course overview (cont'd)

- SystemVerilog Modeling styles
- Learn how to develop SystemVerilog testbench and perform RTL simulation
- SystemVerilog Synthesis Coding Guidelines through example
- Digital design timing and pipeling fundamentals
- Understand FPGA architecture and synthesis RTL code for FPGA
- Introduction to SystemVerilog Assertions
- EDA Tools :
 - Learn how to use Modelsim simulator to perform RTL simulation and debug waveforms
 - Debugging waveforms using Novas Verdi
 - Learn how to use Altera Quartus FPGA tool sets to perform synthesis, view RTL and post mapping nelist and review timing reports

Recommended (not mandatory) textbooks




Digital Design and Computer Architecture: ARM Edition 1st Edition

Author: Sarah Harris and David Money Harris

ISBN-13: 978-0128000564

ISBN-10: 9780128000564

(We will mainly be using Chapter 3 (background) and Chapter 4 (System Verilog))



RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for

ASIC and FPGA Design, 1st Edition

Author: Stuart Sutherland

ISBN-13: 978-1546776345

ISBN-10: 1546776346

IEEE SystemVerilog, LRM https://standards.ieee.org/standard/1800-2012.html
Accellera https://www.accellera.org/downloads/standards

This is a project-based class. Class time used to talk about SystemVerilog, specific examples and projects. The students are required to write HDL code for the projects and synthesize..

Lectures

- Lectures are based on slides both great and bad
- Slides are great
 - Organizes the course material
 - Great addition to the textbook
 - Can use pictures and animation to explain
- Slides are bad
 - Well-known that instructors teach faster by slides
 - They make hard things look easier than they are
 - They can make you fall asleep
- I encourage you to be proactive and take notes
- I may use the board when/if necessary

Software

- Intel Altera Quartus Prime
 - Includes both RTL code synthesis, implementation and simulator tools
 - ModelSim-Altera FPGA edition simulator is part of the installation
 - We will give you the latest instructions on the version we will be using on Canvas
- Quartus Prime Lite download and installation instructions will be published on Canvas and will be discussed by the TAs
 - For Windows OS machines and MAC Machines we will have Canvas Instructions
- We will have a SW setup date for you all on Zoom

Class work

- Small weekly homework programming assignments (making sure you follow the class)
- 6 homework assignments
- Final project is a two part project. It will be evaluated on 2 criteria:
 - Best delay = number of clock cycles x clock period
 - Best area/delay = area x delay
- The two final projects, done in teams of 2 students

Course grading policy

- Assignments: 40% of final grade
 - There will be 6 mini projects / programming-based assignments. Which will include designing circuits by SystemVerilog, develop testbench, synthesis and simulation
 - Please turn in all assignments (attendance grade 5%)
 - Can pick your best 5 homework assignments (excluding one) to grade
- Participation: 5% of final grade
- Project and presentation: 55% of final grade
 - RTL code development, FPGA synthesis, Verification and Final Presentation
 - More information on the final project will be presented later in this quarter
- More information on the final project will be presented later in this quarter

Honor code

- The UCSD student conduct code
- https://students.ucsd.edu/sponsor/student-conduct/regulations/22.00.html
- Violations will be reported to the Student Conduct Office
- Accommodations available for students with disabilities, religious and ethnic holidays, and illness (with proper documentation)

Syllabus (Tentative)

Lec	Date	Subject	Assignment
1	09/26/2024	Introduction	
2	10/01/2024	Intro to System Verilog	Homework_1
3	10/03/2024	ASIC, FPGA, Logic Synthesis	
4	10/08/2024	System Verilog (1)	Homework_2
5	10/10/2024	System Verilog (2)	
6	10/15/2024	System Verilog Data Types and Statements	Homework_3
7	10/17/2024	Blocking and non-blocking assignments (1)	
8	10/22/2024	Procedural Blocks (1)	Homework_4
9	10/24/2024	Procedural Blocks (2)	
10	10/29/2024	RTL Programming Statements (1)	Homework_5

Syllabus (Tentative)

11	10/31/2024	RTL Programming Statements (2)	
12	11/05/2024	Finite State Machine (1)	Homework_6
13	11/07/2024	Finite State Machine (2)	
14	11/12/2024	SHA 256 algorithm	Final Project part 1
15	11/14/2024	Memory Modeling, Packed and Unpacked Arrays	
16	11/19/2024	Delay optimization	Final Project part 2
17	11/21/2024	Area optimization	
18	11/26/2024	Project discussions with Prof and TAs	
	11/28/2024	Thanksgiving day	
19	12/03/2024	Project discussions with Prof and TAs	
20	12/05/2024	Final project FAQ with Prof and TAs	
	12/13/2024	Final project report Due	
Note	that the homew	orks are due a week after their release	

About you

- 1. Your department
- 2. Undergrad/graduate student? Year?
- 3. Have you taken a HDL course earlier? If so, please describe a little more.
- 4. What is your aim for taking the course?
- 5. What do you expect to learn in this course?
- 6. What qualities you value most in an instructor?
- 7. How can I help you best in learning the course material?

Why this class?

Why digital design is important?

- Modern lives depend on digital technology
- Digital technology depends on digital design



Why digital design is important?

There's an insatiable demand for faster and more efficient computers!



Gamers



Software Developers



Scientists



Students





Athletes



Artists


Performance race






A new golden age in computer architecture

Transistors size and power per mm²



- Performance scaling must continue!
- There's not enough performance gain by simply making the transistors smaller
- We need to design digital circuits for higher performance and efficiency (this course!)

Computer performance scaling



Big tech shift to vertical integration

Company	Platforms	Suppliers In-House Opportunity			
Amazon	Amazon.com, AWS, Alexa, Kindle	Intel, Broadcom, Nvidia, ARM	Graviton2 – in-house ARM chips. Annapurna – In-house DPU, in-house AI Chip		
Apple	iPhone, Mac, iPad Wearables, Services	Intel, Broadcom, Qualcomm, Skyworks, ARM	M1 Chip + Ax Chip Platform. In-house Modem (INTC's)		
Facebook	Facebook, Instagram, WhatsApp, Oculus	Intel	ARM chips?		
Google	Search, YouTube, GCP, and Other	Intel, Nvidia, Qualcomm	TPU chip, Custom ARM chip for phone		
Microsoft	O365, Windows, Azure, Xbox, Surface, LinkedIn	Intel, Xilinx, Nvidia	ARM chip for Surface, Catapult		


Al and surge in chip start-ups


Cost of training the Al model

Model	Year	Energy consumptio n (kWh)	Carbon footprint (lbs of CO2)	compute cost
Transformer (213M parameters)	2017	201	192	\$289-\$981
BERT (110M parameters)	2018	1,507	1,438	\$3,751-\$12,57 1
Transformer (213M parameters) w/ neural architecture search	2019	656,347	626,155	\$942,973-\$3,2 01,722




Silicon wafers and chips






Chip design process






Hardware Design Requirement & Specification (Design Multiplier)



Step-2: Pre-Layout Circuit Simulation





Circuit Simulation Results (Waveform)

Value	lons .								
			200 ns		400 ns		000 ns		800 ns
62069019	300000000	00000010	X	00000000		10000000	X 11	11111	11111110
0000	BAKK	(000	χ	0101	X= 0(11	X 1010	X	000	X 1001
0									
0									
63900001	ховосвоос	2000	001	11111111	10000000	01111111	000000C1	11111110	10100
10111111	xoaccaccs	00000001	11111111	00000001	1000000	00000001	111111110	00000001	1111111
000	XXX.					000			
	e 0 0 0 0 0 0 0 0 0 0 0 0 0	6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	6 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	**************************************	* ************************************	600001 000000 00000 (1111111 (100000)	**************************************	**************************************	**************************************

Update Schematics

No

Does this work as a Multiplier?



Does this work

as a Multiplier

and meet


requirements?

No


Update Layout


Chip Fabrication Process

Step-5 : Send Layout to Foundry for Chip Fabrication












Step-4: Post-Layout Simulation

Final Transistor Level Custom Layout (Actual Design)





Step-3: Draw Transistor Level Layout


Modern chips have an unfathomable complexity

~57 billion transistors!



Hardware Description Language (HDL)?


Hardware Description Language (HDL) to reduce chip complexity



- HDLs allow concisely expressing the logic circuit behavior without dealing with the complexity of gate or transistor level implementation
- Synthesis tools can automatically convert HDL code to gate-level circuit and then to transistor-level layout
- Logic simulators can perform simulation of HDL code to test circuit behavior before the hardware is manufactured

Raising the abstraction level is hard!


- High-level synthesis (HLS) aims to automate digital design – convert C/C++/SystemC specification to its VHDL/Verilog implementation
- Experience so far with HLS tools suggests they are not as efficient as manually designed digital circuits
- Digital design is hard but automating it seems even harder!




What makes digital designs so hard?

- Notion of a 'clock'
 - Digital logic and technology influences clock frequency, which in turn influences latency and throughput
 - No equivalent concept in software
- Software is typically sequential, but all hardware components are operating in parallel
- Resources optimization
 - Area
 - Speed
 - Power


Digital designers are in high demand



Sr. FPGA Engineer, FPGA Core Networking



RTL Design Engineer




Job highlights

Identified by Google from the original job post

Oualifications

- · 5+ years of experience in RTL design for SOC
- · 5+ years of experience VLSI engineering
- 5+ years of experience with code quality tools including: Spyglass, LINT, or CDC
- Experience with SystemVerilog
- · Experience with automation and scripting languages including: Perl, TLC, or Python


RTL Engineer - Autopilot AI




Qualifications

- · High performance (low latency, high bandwidth) design techniques
- · Area and power-efficient CPU RTL design
- · Low power microarchitecture techniques
- · Verilog RTL logic design

ASIC Design Verification Engineer, University Graduate




- uArchitecture-RTL [Simulation Validation
- and design/implem targeted to FPGA te




· Strong understanding in clock crossing techniques

- SystemVerilog is used for both ASIC design and FGPA prototyping
- Most EE jobs are Verilog/SystemVerilog based chip designs



Emergence of FPGA Cloud


Example: Microsoft's Catapult Project deployed worldwide



All Soft IP's such as CPU, DRAM Controller, Interconnects, NIC are all designed using Verilog/SystemVerilog!!!

Emergence of FPGA Cloud

Example: Microsoft's Project BrainWave



Each FPGA implements many Soft DPUs using Verilog/SystemVerilog!!!

 With more and more FPGA based Clouds emerging, Verilog/SystemVerilog usage is further increasing beyond ASIC chip designs









Hardware Description Language (HDL)

- Instead of describing hardware in form of gates, transistors and generating layouts, HDL allows designers to describe the behavior of design using a 'C'-like programming language
 - Digital design engineer will identify which portions are combinational logic, which are sequential logic or finite state machines and so forth, then write HDL code for each portion
 - HDL will allow to verify and visualize systems and designs much efficiently than drawing and analyzing complete schematics
- HDL is used for both simulation and synthesis
 - Logic Synthesis to convert HDL code to actual logic gates
 - Simulation to test system on computer before actual hardware is built and manufactured
- There are two main Hardware Design Languages
 - VHDL (Very High Speed Integrated Circuit Hardware Description Language)
 - SystemVerilog

VHDL evolution




Verilog/SystemVerilog Evolution



Why SystemVerilog over other languages?

- One language for design and verification !!!
 - SystemVerilog is both HDL and HVL. Seamless data flow from testbench world to design world!
 - Design described using synthesizable constructs. More concise representation of design compared to VHDL
 - Re-usable, scalable, constraint and coverage driven verification environment using C++ like constructs (not in VHDL)
 - Advance methodologies such as UVM, VMM for verification and enables hardware acceleration
- Can interface with C and System-C languages.
- Provides extensions to create Analog Mixed Signal Models (Verilog AMS)



- HDL is used for developing design code (RTL)
- HDL code is synthesizable and is part of final product
- Non-OOP based constructs
- HVL is used for developing testbench to stimulate and verify design
- HVL code is non-synthesizable and is not part of final product
- OOP based constructs

What can be done using SystemVerilog?

