
Andrew Onozuka A16760043 ECE 111 HW2 | 10/16/2024

alu_top.sv


```
ucsd > ece111 > HW > Homework2 > Lab2 > alu_top > 🗧 alu_top.sv
      module alu_top // Module start declaration
#(parameter N=4) // Parameter declaration
      ( input logic clk, reset,
         input logic[N-1:0]operand1, operand2,
         input logic[3:0] select,
         output logic[(2*N)-1:0] result
        // Local net declaration
        logic[(2*N)-1:0] alu_out;
        alu #(.N(N)) alu_inst (
            .operand1(operand1),
                                       // Connect operand1 from alu top to alu
            .operand2(operand2),
             .operation(select),
            .alu out(alu out)
        // Adding flipflop at the output of ALU
        always@(posedge clk or posedge reset) begin
          if(reset == 1) begin
            result <= 0;
            result <= alu_out;
            dule: alu_top // Module alu_top end declaration
```




alu_top.sv Resource Usage Summary

```
ucsd > ece111 > HW > Homework2 > Lab2 > alu_top > ≡ alu_top-Resource Usage Summary.rpt
     +-----
     ; Analysis & Synthesis Resource Usage Summary
37 ; Resource ; Usage ; 38 +------
    ; Estimated ALUTs Used
                                      ; 113
40 ; -- Combinational ALUTS
41 ; -- Memory ALUTS
42 ; -- LUT_REGS
                                         ; 0
                                          ; 0
43 ; Dedicated logic registers
                                          ; 8
45 ; Estimated ALUTs Unavailable
    ; -- Due to unpartnered combinational logic ; 9
47 ; -- Due to Memory ALUTs ; 0
49 ; Total combinational functions ; 113
 50 ; Combinational ALUT usage by number of inputs ;
 51 ; -- 7 input functions
52 ; -- 6 input functions
53 ; -- 5 input functions
                                  ; 6
; 21
        -- 4 input functions
-- <=3 input functions
 57 ; Combinational ALUTs by mode
                                         ; 54
     ; -- normal mode
        -- extended LUT mode
        -- arithmetic mode
        -- shared arithmetic mode
    ; Estimated ALUT/register pairs used ; 122
65 ; Total registers
                                          ; 8
   ; -- Dedicated logic registers
                                          ; 8
    ; -- I/O registers
; -- LUT_REGs
                                          ; 0
   ; I/O pins
    ; DSP block 18-bit elements
 75 ; Maximum fan-out node
                                          ; operand2[3]~input ;
   ; Maximum fan-out
                                           ; 466
77 ; Total fan-out
                                          ; 2.82
 78 ; Average fan-out
```

alu_top.sv RTL viewer




alu_top.sv post mapping viewer



Andrew Onozuka A16760043 ECE 111 HW2 | 10/16/2024

alu.sv


```
ucsd > ece111 > HW > Homework2 > Lab2 > alu_top > = alu.sv
      module alu // Module start declaration
      #(parameter N=4) // Parameter declaration
        input logic[N-1:0] operand1, operand2,
        input logic[3:0] operation,
       output logic[(2*N)-1:0] alu_out
        // always procedural block describing alu operations
        always@(operand1 or operand2 or operation)
          case (operation)
           4'b0000: alu_out = operand1 + operand2;
            4'b0001: alu_out = operand1 - operand2;
           4'b0010: alu_out = operand1 * operand2;
4'b0011: alu_out = operand1 % operand2;
            4'b0100: alu_out = operand1 / operand2;
           4'b0101: alu_out = operand1 & operand2;
           4'b0110: alu_out = operand1 | operand2;
           4'b0111: alu_out = operand1 ^ operand2;
           4'b1000: alu_out = operand1 && operand2;
           4'b1001: alu_out = operand1 || operand2;
            4'b1010: alu_out = operand1 << 1;
            4'b1011: alu out = operand1 >> 1;
            4'b1100: alu_out = (operand1 == operand2) ? 1 : 0;
            4'b1101: alu_out = (operand1 != operand2) ? 1 : 0;
            4'b1110: alu out = (operand1 < operand2) ? 1 : 0;
            4'b1111: alu_out = (operand1 > operand2) ? 1 : 0;
            default: alu_out = operand1 + operand2;
      endmodule: alu
```




alu.sv Resource Usage Summary

ece1	11 > HW > Homework2 > Lab2 > alu_top > = alu-Resource	e U	lsage Summary.rpt	
+-				+
;	Analysis & Synthesis Resource Usage Summary			;
;	Resource	;	Usage	;
+- ;	Estimated ALUTs Used		113	;
			113	;
:			0	;
;			0	;
	Dedicated logic registers		0	;
;		;		;
;	Estimated ALUTs Unavailable	;	9	;
;	Due to unpartnered combinational logic	;	9	;
;	Due to Memory ALUTs	;	0	;
;		;		;
;	Total combinational functions	;	113	;
;	Combinational ALUT usage by number of inputs	;		;
;	7 input functions	;	3	;
;	6 input functions	;	6	;
;	5 input functions	;	21	;
;	4 input functions	;	31	;
;	<=3 input functions	;	52	;
		;		;
;	Combinational ALUTs by mode	;		;
	normal mode	;	54	;
	extended LUT mode		3	;
	arithmetic mode		33	;
	shared arithmetic mode		23	;
		;		;
;	Estimated ALUT/register pairs used	;	122	;
:		:		;
	Total registers	:	0	;
-	Dedicated logic registers	í	0	;
	I/O registers	;	0	;
;	LUT_REGs	;	0	;
		í		:
:		:		:
:	I/O pins	í	20	;
:		í		:
:	DSP block 18-bit elements	;	0	;
;		:		;
:	Maximum fan-out node	:	operand2[3]~input	:
	Maximum fan-out	;	31	;
	Total fan-out	;	440	;
	Average fan-out	;	2.88	;
*		,		,


alu.sv RTL viewer



alu.sv post mapping viewer



simulation waveform




simulation wavelength results explanation:

The testbench for the 4-bit ALU initializes the clock, reset, operand1, operand2, and operation signals, with the clock switching every 10ns and holding the reset high so the ALU's output can be reset every 20ns. The purpose of the testbench is to check if all of the outlined 16 operations are implemented correctly. The testbench sequentially applies different values to operand1, operand2, and the operation signal every 20ns, testing all 16 ALU operations (addition, subtraction, multiplication, etc.). A \$monitor statement continuously prints the values of the clock, reset, operation, operands, and the resulting output, allowing us to observe how the ALU responds to each operation. This is why the operations go from 0 to 15 (16 total) and the results are the outcomes of each operation given the 2 numbers. For the results to be displayed correctly, I needed to make sure the wave displays were on leaf and the radix on unsigned.

Andrew Onozuka A16760043 ECE 111 HW2 | 10/16/2024

up_down_counter.sv


```
csd > ece111 > HW > Homework2 > Lab2 > up_down_counter >    ≣  up_down_counter.sv
     module up_down_counter // Module start declaration
      #(parameter WIDTH=4)
         input logic clear,
         input logic select,
         output logic[WIDTH-1:0] count_value
      logic[WIDTH-1:0] up_count_value, down_count_value;
      up_counter #(.WIDTH(WIDTH)) up_counter_inst (
      down_counter #(.WIDTH(WIDTH)) down_counter_inst (
         .clear(clear),
         .count(down_count_value)
      mux_2x1 #(.WIDTH(WIDTH)) mux_inst (
        .in0(up_count_value), // Input from up counter
         .in1(down_count_value),
         .sel(select),
         .out(count value)
     endmodule: up_down_counter // Module end declaration
```




up_down_counter.sv Resource Usage Summary

```
ucsd > ece111 > HW > Homework2 > Lab2 > up_down_counter > ≡ up_down_counter-Resource Usage Summary.rpt
 37 ; Resource
                                                      ; Usage
39 ; Estimated ALUTs Used ; 10
40 ; -- Combinational ALUTs ; 10
41 ; -- Memory ALUTs ; 0
42 ; -- LUT_REGs ; 0
43 ; Dedicated logic registers ; 7
    45 ; Estimated ALUTs Unavailable
 46 ; -- Due to unpartnered combinational logic ; 0
          -- Due to Memory ALUTs
49 ; Total combinational functions ; 10
 50 ; Combinational ALUT usage by number of inputs ;
50 ; combinational Actor dauge by number of inputs
51 ; -- 7 input functions
52 ; -- 6 input functions
53 ; -- 5 input functions
54 ; -- 4 input functions
55 ; -- <=3 input functions
                                                     ; 0
 57 ; Combinational ALUTs by mode
58 ; -- normal mode
59 ; -- extended LUT mode
60 ; -- arithmetic mode
                                                     ; 10
                                                     ; 0
                                                   ; 0
          -- shared arithmetic mode
                                                      ; 0
     ; Estimated ALUT/register pairs used ; 10
    ; Total registers
    ; -- Dedicated logic registers
 67 ; -- I/O registers
                                                     ; 0
 68 ; -- LUT_REGs
                                                      ; 0
 71 ; I/O pins
 73 ; DSP block 18-bit elements
    ; Maximum fan-out node
                                                     ; down_counter:down_counter_inst|cnt_value[0];
    ; Maximum fan-out
                                                      ; 8
    ; Total fan-out
                                                      ; 60
 78 ; Average fan-out
                                                      ; 1.94
```

up_down_counter.sv RTL viewer




up_down_counter.sv post mapping viewer



up_counter.sv


```
ucsd > ece111 > HW > Homework2 > Lab2 > up_down_counter > ≡ up_counter.sv
      module up counter
                          // Module start declaration
        // Parameter declaration, count signal width set to '4'
       #(parameter WIDTH=4)
          input logic clk,
          input logic clear,
          output logic[WIDTH-1:0] count
 12
       logic[WIDTH-1:0] cnt_value;
        // always procedural block describing up counter behavior
       always @(posedge clk or posedge clear)
         begin
           if (clear == 1)
             cnt value = 0;
              cnt_value = cnt_value + 1;
       assign count = cnt_value;
      endmodule: up_counter // Module end declaration
```




up_counter.sv Resource Usage Summary

ece	e1.5V Resource Osage Summary e111 > HW > Homework2 > Lab2 > up_down_counter > ≡ up	_coun	iter-Resource l	Jsage Sumr
;	Resource	; Us		+ ;
+	Estimated ALUTs Used	·+ ; 4		+
	Combinational ALUTs	; 4		;
	Memory ALUTs	; 0		;
	LUT_RÉGs	; 0		;
	Dedicated logic registers	; 4		;
;	3 0	;		;
;	Estimated ALUTs Unavailable	; 0		;
;	Due to unpartnered combinational logic	; 0		;
;	Due to Memory ALUTs	; 0		;
;		;		;
;	Total combinational functions	; 4		;
;	Combinational ALUT usage by number of inputs	;		;
	7 input functions	; 0		;
	6 input functions	; 0		;
	5 input functions	; 0		;
	4 input functions	; 1		;
	<=3 input functions	; 3		;
:		:		;
;	Combinational ALUTs by mode	;		;
	normal mode	; 4		;
;	extended LUT mode	; 0		;
;	arithmetic mode	; 0		;
;	shared arithmetic mode	; 0		;
;		;		;
;	Estimated ALUT/register pairs used	; 4		;
;		;		;
;	Total registers	; 4		;
;	Dedicated logic registers	; 4		;
;	I/O registers	; 0		;
;	LUT_REGs	; 0		;
;		;		;
;		;		;
;	I/O pins	; 6		;
;		;		;
;	DSP block 18-bit elements	; 0		;
;		;		;
;	Maximum fan-out node	; cn	t_value[0]	;
;	Maximum fan-out	; 5		;
;	Total fan-out	; 32		;
;	Average fan-out	; 1.	60	;
		+		+

up_counter.sv RTL viewer




up_counter.sv post mapping viewer



down_counter.sv


```
ucsd > ece111 > HW > Homework2 > Lab2 > up_down_counter > ≡ down_counter.sv
       module down_counter  // Module start declaration
        // Parameter declaration, count signal width set to '4'
        #(parameter WIDTH=4)
           input logic clk,
           input logic clear,
          output logic[WIDTH-1:0] count
        // Local variable declaration
        logic[WIDTH-1:0] cnt value;
        // always procedural block describing down counter behavior
        always @(posedge clk or posedge clear)
         begin
            if (clear == 1)
              cnt_value = 0;
              cnt value = cnt value - 1;
         end
        assign count = cnt value;
       endmodule: down_counter // Module end declaration
 25
```




down_counter.sv Resource Usage Summary

_	ce111 > HW > Homework2 > Lab2 > up_down_counter > \ \exists d	OM	n counter-Resour	ce Usage Summary.rnt
34	+			
35	; Analysis & Synthesis Resource Usage Summary			:
36	+	-+		+
37	; Resource		Usage	
38	, +			
39	; Estimated ALUTs Used		4	;
40	; Combinational ALUTs	;	4	;
41	; Memory ALUTs		0	;
42	; LUT_REGs		0	;
43 44	; Dedicated logic registers	;	4	;
	; ; Estimated ALUTs Unavailable	;	0	;
46	; Due to unpartnered combinational logic	- 1		
47	; Due to Memory ALUTs		0	:
48	;	:		i
49	; Total combinational functions	;	4	;
50	; Combinational ALUT usage by number of inputs			;
51	; 7 input functions		0	;
52	; 6 input functions	;	0	;
53	; 5 input functions	;	0	;
54	; 4 input functions	;	1	;
55	; <=3 input functions	;	3	;
56	;	;		;
57	; Combinational ALUTs by mode	;		;
58	; normal mode	•	4	;
59	; extended LUT mode		0	;
60	; arithmetic mode		0	;
61 62	; shared arithmetic mode	;	0	;
63	, ; Estimated ALUT/register pairs used		4	
64			7	
	; Total registers	:	4	:
	; Dedicated logic registers	:	4	;
67	; I/O registers	;	0	;
68	; LUT_REGs	;	0	;
69	;	;		;
70	;	;		;
71	; I/O pins	;	6	;
72	;	;		;
73	; DSP block 18-bit elements	;	0	;
74	;	;		;
75	; Maximum fan-out node	j	cnt_value[0]	;
76	; Maximum fan-out	;	5	;
77	; Total fan-out		32	;
78 70	; Average fan-out	;	1.60	;
79	+	-+		+

down_counter.sv RTL viewer




down_counter.sv post mapping viewer



mux_2x1.sv


```
ucsd > ece111 > HW > Homework2 > Lab2 > up_down_counter > ≡ mux_2x1.sv
       // 2to1 Multiplexor RTL code
       module mux 2x1 #(parameter WIDTH=4)
         input logic [WIDTH-1:0] in0, // Updated in0 width to 4
         input logic [WIDTH-1:0] in1, // Updated in1 width to 4
         input logic sel,
  7
         output logic [WIDTH-1:0] out // Updated out width to 4
       );
         // always procedural block describing 2to1 Multiplexor behavior
 11
         always @(sel or in0 or in1)
 12
         begin
 13
            if(sel == 0)
               out = in0;
            else
              out = in1;
 17
         end
       endmodule
```




mux_2x1.sv Resource Usage Summary

```
ucsd > ece111 > HW > Homework2 > Lab2 > up_down_counter > ≡ mux_2x1-Resource Usage Summary.rpt
 34 +-----
 35 ; Analysis & Synthesis Resource Usage Summary
     ; Resource ; Usage ;
40 ; -- Combinational ALUTs ; 4 ;
41 ; -- Memory ALUTs ; 6 ;
42 ; -- LUT_REGs ; 9 .
   ; Dedicated logic registers
                                         ; 0
45 ; Estimated ALUTs Unavailable ; 0
                                           ; 0
 46 ; -- Due to unpartnered combinational logic ; 0
47 ; -- Due to Memory ALUTs ; 0
49 ; Total combinational functions ; 4
 50 ; Combinational ALUT usage by number of inputs ;
51 ; -- 7 input functions ; 0
52 ; -- 6 input functions ; 0
53 ; -- 5 input functions ; 0
54 ; -- 4 input functions ; 0
55 ; -- <=3 input functions ; 4
        -- <=3 input functions
                                           ; 4
 57 ; Combinational ALUTs by mode
58 ; -- normal mode
        -- extended LUT mode
                                           ; 0
                                          ; 0
        -- arithmetic mode
        -- shared arithmetic mode
                                          ; 0
63 ; Estimated ALUT/register pairs used ; 4
                                           ; 0
65 ; Total registers
    ; -- Dedicated logic registers
                                           ; 0
         -- I/O registers
                                           ; 0
68 ; -- LUT_REGs
                                           ; 0
 71 ; I/O pins
 73 ; DSP block 18-bit elements
75 ; Maximum fan-out node
                                          ; sel~input ;
 76 ; Maximum fan-out
   ; Total fan-out
78 ; Average fan-out
```


mux_2x1.sv RTL viewer



mux_2x1.sv post mapping viewer



simulation waveform



simulation wavelength results explanation:

The testbench for the 4-bit up-down counter initializes the clock, reset, and select signals, with the clock toggling every 10ns. The reset is initially held high for 20ns to ensure the counter is reset. The purpose of the testbench is to check if the up-down counter correctly counts up or down based on the value of the select signal. The testbench starts with select = 0, causing the counter to count upwards from 0 to 15 after reset is deasserted at 20ns. After running for 320ns, the reset is asserted again, and the select signal is switched to 1, making the counter count down from 15 to 0. The simulation repeats this process to test both the up and down counting modes. A \$monitor statement continuously prints the current time, the values of the reset, clock, and the count_value output, allowing us to observe how the counter responds to the changes in the select and reset signals.