
#### Ifsr.sv




```
ucsd > ece111 > HW > Homework4 > Ifsr > ≡ Ifsr.sv
       module lfsr
       #(parameter N = 4) // Number of bits for LFSR
         input logic clk, reset, load_seed,
        input logic [N-1:0] seed_data,
        output logic lfsr_done,
       output logic [N-1:0] lfsr_data
      logic feedback;
      always_comb begin
        case (N)
          2: feedback = lfsr_data[1] ^ lfsr_data[0];
           3: feedback = lfsr_data[2] ^ lfsr_data[1];
         4: feedback = lfsr_data[3] ^ lfsr_data[2];
         5: feedback = lfsr_data[4] ^ lfsr_data[2];
          6: feedback = lfsr_data[5] ^ lfsr_data[4];
         7: feedback = lfsr_data[6] ^ lfsr_data[5];
          8: feedback = lfsr_data[7] ^ lfsr_data[5] ^ lfsr_data[4] ^ lfsr_data[3]; // x^8 + x^6 + x^5 + x^4 + 1
          default: feedback = 1'b0;
       // LFSR behavior
       always_ff @(posedge clk or negedge reset) begin
        if (!reset) begin
          lfsr_data <= 0;
          lfsr_done <= 0;
        end else if (load_seed) begin
         lfsr_data <= seed_data;
          lfsr done <= 0;
        end else begin
          lfsr data <= {lfsr data[N-2:0], feedback}; // Shift left and insert feedback at LSB</pre>
          if (lfsr_data == seed_data) begin
           lfsr_done <= 1;
           end else begin
           lfsr_done <= 0;
           end
       endmodule: lfsr
 48
```


# **Ifsr.sv Resource Usage Summary**

	source Usage Summary					
	e111 > HW > Homework4 > Ifsr > 🗧 Ifsr-Resource Usage Sum	nmary.rpt				
34 +	A 3 . 0.6		+			
_	Analysis & Synthesis Resource Usage Summary		;			
	Resource	. Usago				
_	, nesource	; Usage	ز ب			
	Estimated ALUTs Used	; 6	;			
-	Combinational ALUTs	; 6	:			
41	Memory ALUTs	; 0	:			
-	LUT_REGs	; 0	;			
	Dedicated logic registers	; 5	;			
44		;	;			
45	Estimated ALUTs Unavailable	; 0				
46	Due to unpartnered combinational logic	; 0				
47	Due to Memory ALUTs	; 0				
48 ;		;	;			
-	Total combinational functions	; 6	;			
_	Combinational ALUT usage by number of inputs	;	;			
_	7 input functions	; 0	;			
52 ;	6 input functions	; 0	;			
53 <b>;</b>	5 input functions	; 2	;			
54 55	4 input functions	; 1	;			
56	<=3 input functions	; 3	<i>;</i>			
-	Combinational ALUTs by mode					
58	normal mode	; 6	:			
59	extended LUT mode	; 0	:			
60	arithmetic mode	; 0	:			
61	shared arithmetic mode	; 0	;			
62		;	;			
63	Estimated ALUT/register pairs used	; 6	;			
64 ;		;	;			
_	Total registers	; 5	;			
66 ;	Dedicated logic registers	; 5	;			
67 ;	I/O registers	; 0	;			
68 ;	LUT_REGs	; 0	;			
69 ;		;	;			
70 ;	T/O ====	;	;			
71 72	I/O pins	; 12	;			
73	DSP block 18-bit elements	; 0	,			
74	, DSI DIOCK 10-DIC ELEMENCS					
-	Maximum fan-out node	; load_seed~input	:			
-	Maximum fan-out	; 5	:			
-	Total fan-out	; 55	;			
78	Average fan-out	; 1.57	;			
79 +		+	+			


#### Ifsr.sv RTL viewer




## Ifsr.sv post mapping viewer



# simulation wavelength results explanation:




#### Here is the block diagram:




Bits(n)	Feedback Polynomial	Max Length / Period (2 <sup>N</sup> – 1)
2	$x^2 + x^1 + 1$	3
3	$x^3 + x^2 + 1$	7
4	$x^4 + x^3 + 1$	15
5	$x^5 + x^3 + 1$	31
6	$x^6 + x^5 + 1$	63
7	$x^7 + x^6 + 1$	127
8	$x^8 + x^6 + x^5 + x^4 + 1$	255

The 4-bit Linear Feedback Shift Register (LFSR) uses the feedback polynomial  $x^4+x^3+1$ , where the feedback bit is calculated by XORing bits 3 and 2 of the current Ifsr\_data value. This feedback bit is then shifted into the least significant bit (LSB) of the register on each clock cycle. In the simulation, we initialize the LFSR with a seed value of 4'b1111 (decimal 15) when load\_seed is high, loading it into Ifsr\_data. After the initial load, each clock cycle shifts the bits of Ifsr\_data left and inserts the feedback bit at the LSB, generating a unique pseudo-random sequence.



As observed in the waveform, the sequence generated follows the maximum-length behavior, covering all possible 4-bit states (from 1 to 15) without repetition until it completes a full cycle. The expected sequence, characteristic of the polynomial, is pseudo-random and includes values, until it eventually returns to the starting seed. This behavior demonstrates the periodic nature and maximum-length cycle of the 4-bit LFSR, validating its functionality as a pseudo-random sequence generator.




We can see here our pattern in our extended simulation (see bottom for how long the simulation was run)

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
15	14	12	8	1	2	4	9	3	6	13	10	5	11	7

The simulation confirms that the LFSR design accurately shifts, applies feedback, and produces a sequence according to the specified polynomial.

#### barrel\_shifter.sv




```
ucsd > ece111 > HW > Homework4 > barrel_shifter > ≡ barrel_shifter.sv
       `include "mux_2x1_behavioral.sv"
      module barrel_shifter (
        input logic select, // select=0 shift operation, select=1 rotate operation
        input logic direction, // direction=0 right move, direction=1 left move
        input logic[1:0] shift_value, // number of bits to be shifted (0, 1, 2 or 3)
        input logic[3:0] din,
        output logic[3:0] dout
         logic [3:0] temp_shift, temp_rotate;
 13
        always comb begin
          if (direction) begin // Left shift
            case (shift value)
              2'b00: temp shift = din;
              2'b01: temp_shift = {din[2:0], 1'b0};
              2'b10: temp_shift = {din[1:0], 2'b00};
              2'b11: temp_shift = {din[0], 3'b000};
             default: temp_shift = din;
            endcase
            case (shift_value)
              2'b00: temp_shift = din;
              2'b01: temp_shift = {1'b0, din[3:1]};
             2'b10: temp_shift = {2'b00, din[3:2]};
             2'b11: temp_shift = {3'b000, din[3]};
             default: temp_shift = din;
        always_comb begin
          if (direction) begin // Left rotate
            case (shift_value)
              2'b00: temp_rotate = din;
              2'b01: temp_rotate = {din[2:0], din[3]};
              2'b10: temp_rotate = {din[1:0], din[3:2]};
              2'b11: temp_rotate = {din[0], din[3:1]};
              default: temp_rotate = din;
            endcase
          end else begin // Right rotate
            case (shift value)
              2'b00: temp rotate = din;
             2'b01: temp_rotate = {din[0], din[3:1]};
             2'b10: temp_rotate = {din[1:0], din[3:2]};
             2'b11: temp_rotate = {din[2:0], din[3]};
             default: temp_rotate = din;
            endcase
        end
        // Output Mux: Select between Shift and Rotate
         \label{eq:mux_2x1 mux0} $\max_2 x1 \ mux0 \ (.sel(select), \ .in0(temp\_shift[0]), \ .in1(temp\_rotate[0]), \ .out(dout[0])); $
        mux_2x1 mux1 (.sel(select), .in0(temp_shift[1]), .in1(temp_rotate[1]), .out(dout[1]));
        mux_2x1 mux2 (.sel(select), .in0(temp_shift[2]), .in1(temp_rotate[2]), .out(dout[2]));
        mux_2x1 mux3 (.sel(select), .in0(temp_shift[3]), .in1(temp_rotate[3]), .out(dout[3]));
 61 endmodule: barrel shifter
```


#### barrel\_shifter.sv Resource Usage Summary

```
ucsd > ece111 > HW > Homework4 > barrel_shifter > ≡ barrel_shifter-Resource Usage Summary.rpt
    4-----
    ; Analysis & Synthesis Resource Usage Summary
     : Resource
                                         ; Usage
    ; Kesource ; Usage ;
                          ; 14
    ; Estimated ALUTs Used
40 ; -- Combinational ALUTS
41 ; -- Memory ALUTS
42 ; -- LUT_REGS
                                        ; 14
                                        ; 0
                                        ; 0
43 ; Dedicated logic registers
                                        ; 0
    ; Estimated ALUTs Unavailable ; 8
   ; -- Due to unpartnered combinational logic ; 8
        -- Due to Memory ALUTs
   ; Total combinational functions
                                          ; 14
50 ; Combinational ALUT usage by number of inputs ;
51 ; -- 7 input functions
                                        ; 2
        -- 6 input functions
        -- 5 input functions
                                        ; 4
        -- 4 input functions
                                         ; 2
        -- <=3 input functions
                                        ; 0
   ; Combinational ALUTs by mode
   ; -- normal mode
; -- extended LUT mode
                                         ; 12
        -- arithmetic mode
                                         ; 0
        -- shared arithmetic mode
                                        ; 0
    ; Estimated ALUT/register pairs used ; 22
                                         ; 0
   ; Total registers
   ; -- Dedicated logic registers
                                        ; 0
        -- I/O registers
                                          ; 0
        -- LUT_REGs
                                         ; 0
                                         ; 12
71 ; I/O pins
   ; DSP block 18-bit elements
    ;
; Maximum fan-out node
                                         ; shift_value[1]~input ;
    ; Maximum fan-out
                                         ; 12
                                         ; 94
   ; Total fan-out
    ; Average fan-out
                                         ; 2.47
```


# barrel\_shifter.sv RTL viewer




# barrel\_shifter.sv post mapping viewer




#### simulation wavelength results explanation:





The simulation output aligns with the expected behavior for both shift and rotate operations in the barrel shifter. For shift operations (select = 0), right shifts with din = 1000 produce correct results for each shift\_value: shifting by 1, 2, and 3 yields 0100, 0010, and 0001, respectively. Similarly, left shifts with din = 0001 and varying shift\_value correctly result in 0010, 0100, and 1000. For rotate operations (select = 1), left rotations with din = 1011 produce accurate outputs: rotating by 1, 2, and 3 yields 1101, 1110, and 0111, as expected. This confirms that the barrel shifter module is functioning correctly for both shifting and rotating, following the design requirements.

#### gray\_to\_binary\_code\_convertor.sv




```
ucsd > ece111 > HW > Homework4 > gray_code_to_binary_convertor > ≡ gray_code_to_binary_convertor.sv
       module gray code to binary convertor \#(parameter N = 4)(
        input logic clk, rstn,
         input logic[N-1:0] gray value,
        output logic[N-1:0] binary value);
        logic [N-1:0] temp binary;
        always_ff @(posedge clk or negedge rstn) begin
           if (!rstn) begin
            temp_binary <= 0;</pre>
          end else begin
             // Convert Gray code to binary
            temp_binary[N-1] = gray_value[N-1]; // MSB remains the same
             for (int i = N-2; i >= 0; i--) begin
               temp binary[i] = temp binary[i+1] ^ gray value[i];
        end
        // Register the output
 21
        assign binary value = temp binary;
       endmodule: gray_code_to_binary_convertor
```


## gray\_to\_binary\_code\_convertor.sv Resource Usage Summary

```
ucsd > ece111 > HW > Homework4 > gray_code_to_binary_convertor > ≡ gray_code_to_binary_convertor-Resource Usage Summary.rpt
    ; Analysis & Synthesis Resource Usage Summary ;
 37 ; Resource
39 ; Estimated ALUTs Used ; 3
40 ; -- Combinational ALUTs ; 3
41 ; -- Memory ALUTs ; 0
42 ; -- LUT_REGs ; 0
43 ; Dedicated logic registers ; 4
 44 ; ; Estimated ALUTs Unavailable ; 0
 49 ; Total combinational functions
 50 ; Combinational ALUT usage by number of inputs ;
    ; -- 7 input functions ; 0
; -- 6 input functions ; 0
; -- 5 input functions ; 0
; -- 4 input functions ; 1
 55 ; -- <=3 input functions
 57 ; Combinational ALUTs by mode
          ; 3
-- extended LUT mode ; 0
-- arithmetic mode
-- shared arithmetic
 58 ; -- normal mode
59 ; -- extended LUT mode
          -- shared arithmetic mode ; 0
 63 ; Estimated ALUT/register pairs used ; 4
 65 ; Total registers
 66 ; -- Dedicated logic registers ; 4
         -- I/O registers
-- LUT_REGs
                                                  ; 0
                                                   ; 0
 71 ; I/O pins
 73 ; DSP block 18-bit elements
 75 ; Maximum fan-out node
                                   ; gray_value[3]~input;
; 4;
 76 ; Maximum fan-out
      ; Total fan-out
                                                  ; 1.30
      ; Average fan-out
```


# gray\_to\_binary\_code\_convertor.sv RTL viewer



#### gray\_to\_binary\_code\_convertor.sv post mapping viewer



#### simulation wavelength results explanation:



The simulation output confirms the correct operation of the Gray to Binary Code Converter. Initially, with rstn=0, the binary\_value is reset to 0000. Once rstn is set to 1, the converter begins translating gray\_value inputs to their binary equivalents on each clock cycle. For example, when gray\_value=0000, the output binary\_value=0000 is correct, as both Gray and binary are the same for zero. As the gray\_value increments, each corresponding binary\_value accurately reflects the expected binary conversion, confirming the functionality of the XOR-based conversion logic. Specific cases, such as gray\_value=1000 producing binary\_value=1111 and gray\_value=1111 yielding binary\_value=1010, demonstrate that the module produces the correct binary equivalents for various Gray code inputs, indicating that the design is working as intended.