

ECE 65: Components & Circuits Lab

Lecture 16

CMOS NAND gates


Reference notes: sections 4.4

Sedra & Smith (7th Ed): sections 5.1.8, 14.3

Saharnaz Baghdadchi

Course map


5. Metal Oxide Semiconductor Field Effect Transistor (MOSFET)



CMOS NAND Gate

Truth Table

$v_1 = 0$	$v_2 = 0:$	$v_o = V_{DD}$
$v_1 = 0$	$v_2 = V_{DD}:$	$v_o = V_{DD}$
$v_1 = V_{DD}$	$v_2 = 0:$	$v_o = V_{DD}$
$v_1 = V_{DD}$	$v_2 = V_{DD}:$	$v_o = 0$



Analysis of CMOS NAND Gate

GS1-KVL: $v_{GS1} = v_1$


GS2-KVL: $v_2 = v_{GS2} + v_{DS1}$
 $\rightarrow v_{GS2} = v_2 - v_{DS1}$

GS3-KVL: $V_{DD} = v_{SG3} + v_1$
 $\rightarrow v_{SG3} = V_{DD} - v_1$

GS4-KVL: $V_{DD} = v_{SG4} + v_2$
 $\rightarrow v_{SG4} = V_{DD} - v_2$

DS-KVL: $V_{DD} = v_{SD4} + v_{DS2} + v_{DS1}$
 $v_{SD3} = v_{SD4}$

KCL: $i_{D1} = i_{D2} = i_{D3} + i_{D4}$



$$v_o = v_{DS1} + v_{DS2}$$

$$v_o = V_{DD} - v_{SD4} = V_{DD} - v_{SD3}$$

Analysis of CMOS NAND Gate

Case 1: $v_1 = V_{DD}$ & $v_2 = 0$

$\rightarrow V_{GS1} = v_1 = V_{DD} > V_{tn} \rightarrow Q_1$ is ON

$V_{GS2} = v_2 - v_{DS1} = -v_{DS1} < V_{tn} \rightarrow Q_2$ is off $\rightarrow i_{D2} = 0$

$i_{D1} = i_{D2} = 0$


$\Rightarrow Q_1$ is ON, $i_{D1} = 0$, $v_{DS1} = 0$

$V_{SG3} = V_{DD} - v_1 = 0 < |V_{tp}| \rightarrow Q_3$ off $\rightarrow i_{D3} = 0$

$V_{SG4} = V_{DD} - v_2 = V_{DD} > |V_{tp}| \rightarrow Q_4$ is ON

$i_{D3} + i_{D4} = i_{D2} \rightarrow i_{D4} = 0$, Q_4 is in Triode mode, $v_{SD4} = 0$

$v_o = V_{DD} - v_{SD4} = V_{DD}$





Analysis of CMOS NAND Gate

Case 1: $v_1 = V_{DD}$ & $v_2 = 0$

```
.model new_nmos NMOS(Vto=1.4 Kn=1.2m)  
.model new_pmos PMOS(Vto=-1.4 Kp=1.2m)
```

```
.op
```



Lecture 16 reading quiz

In the following two-input CMOS NAND gate, find the state of Q1 and Q4 when $v_1 = 0$ & $v_2 = 0$, and when $v_1 = 0$ & $v_2 = V_{DD}$.

Analysis of CMOS NAND Gate

Case 2: $v_1 = 0$ & $v_2 = 0$

$v_1 = V_{GS1} = 0 \rightarrow Q_1$ is off, $i_{D1} = 0$

G_{S2} KVL:

$V_{GS2} = v_2 - v_{DS1} = -v_{DS1} < V_{tn} \rightarrow Q_2$ is off, $i_{D2} = 0$

For Q_3 :

S_{G3} KVL:


$V_{SG3} = V_{DD} - v_1 = V_{DD} > |V_{tp}| \rightarrow Q_3$ is ON, $i_{D3} = 0 \rightarrow v_{SD3} = 0$

For Q_4 :

S_{G4} KVL:

$V_{SG4} = V_{DD} - v_2 = V_{DD} > |V_{tp}| \rightarrow Q_4$ is ON, $i_{D4} = 0 \rightarrow v_{SD4} = 0$

KCL: $i_{D3} + i_{D4} = i_{D2} = 0 \rightarrow i_{D3} = i_{D4} = 0$



Analysis of CMOS NAND Gate

Case 2: $v_1 = 0$ & $v_2 = 0$


Assume Q_2 is ON: $V_{GS_2} > V_{tn}$

$i_{D_2} = 0 \rightarrow Q_2$ is in triode and, $V_{DS_2} = 0$

because $V_o = V_{DD} \rightarrow V_{DS_1} = V_{DD}$



GS 2 KVL:

$V_{GS_2} = V_2 - V_{DS_1} = 0 - V_{DD} = -V_{DD} < V_{tn} \rightarrow$ Assumption was not correct
 $\Rightarrow Q_2$ is off



Analysis of CMOS NAND Gate

Case 2: $v_1 = 0$ & $v_2 = 0$



Analysis of CMOS NAND Gate

Case 3: $v_1 = 0$ & $v_2 = V_{DD}$

$$V_1 = V_{GS1} = 0 \text{ V} \longrightarrow Q_1 \text{ is off} \longrightarrow i_{D1} = 0$$

$$V_{GS2} = V_2 - V_{DS1} = V_{DD} - V_{DS1}$$

$$i_{D2} = i_{D1} = 0$$


for Q_3 :

$$V_{SG3} = V_{DD} - V_1 = V_{DD} > |V_{tp}| \longrightarrow Q_3 \text{ is on, because } i_{D3} = 0 \longrightarrow Q_3 \text{ is in triode}$$

for Q_4 :

$$V_{SG4} = V_{DD} - V_2 = V_{DD} - V_{DD} = 0 < |V_{tp}| \longrightarrow Q_4 \text{ is off} \longrightarrow i_{D4} = 0 \quad \Rightarrow V_{SD3} = 0$$

$$\text{KCL: } i_{D3} + i_{D4} = i_{D2} = i_{D1} = 0 \longrightarrow i_{D3} = 0$$



Analysis of CMOS NAND Gate


Case 3: $v_1 = 0$ & $v_2 = V_{DD}$

$$V_{SD_3} = 0 \rightarrow V_o = V_{DD}$$

Assume Q_2 is on $\rightarrow V_{GS_2} > V_{tn}$



Since $i_{D_2} = 0 \rightarrow V_{DS_2} = 0 \rightarrow V_{DS_1} = V_{DD}$

$V_{GS_2} = V_2 - V_{DS_1} = V_{DD} - V_{DD} = 0 < V_{tn} \rightarrow Q_2$ is off.



Analysis of CMOS NAND Gate

Case 3: $v_1 = 0$ & $v_2 = V_{DD}$



Analysis of CMOS NAND Gate

Case 4: $v_1 = V_{DD}$ & $v_2 = V_{DD}$

$V_1 = V_{GS1} = V_{DD} > V_{tn} \rightarrow Q_1$ is ON $\rightarrow Q_1$ is in triode
 $V_{DS1} = 0$


$V_{GS2} = V_2 - V_{DS1} = V_{DD} - V_{DS1} \rightarrow Q_2$ is ON and in triode
 $V_{DS2} = 0$

$V_{SG3} = V_{S3} - V_{G3} = V_{DD} - V_{DD} = 0 \rightarrow Q_3$ is off $\rightarrow i_{D3} = 0$

$V_{SG4} = 0 \rightarrow i_{D4} = 0$



$i_{D1} = i_{D2} = i_{D3} + i_{D4} = 0 \rightarrow i_{D1} = 0, i_{D2} = 0$

$V_o = V_{DS1} + V_{DS2} = 0 \rightarrow V_o = 0$



Analysis of CMOS NAND Gate

Case 4: $v_1 = V_{DD}$ & $v_2 = V_{DD}$



Supplementary Discussion question 1.

Sketch a three input NAND gate using CMOS technology.

Supplementary Discussion question 2

Sketch a three input NOR gate using CMOS technology.

