

Name:

PID:

**UNIVERSITY OF CALIFORNIA, SAN DIEGO**

Electrical and Computer Engineering Department

ECE 65 – Fall 2019

*Components and Circuits lab*

Final Exam

Closed books, twenty-five double-sided cheat sheets, and calculators are allowed

Electronic devices are not allowed.

Please put all answers in the answer sheets.

**Write your name and PID on all pages.**

Please do not begin until told. Show your work. Good luck.

All electronic devices including cell phones must be turned off and stored away in a backpack or a purse. Anyone caught with such a device on their person during the exam will be charged with academic dishonesty.

You can use the back of every page as a **scratch** paper.



The main pages are numbered. If you remove the staple, you should order the pages and staple them before submitting your exam. **Do not remove or add any pages to your exam script.**

Name:

PID:

**Problem 1.** (15 points)

- a) Design a diode waveform shaping circuit that would produce the following output voltage waveform in response to the sketched input voltage waveform. You can use PN junction diodes with  $V_{D0} = 0.7\text{ V}$ , DC voltage sources and resistors in your design. Make sure to include the input signal source and label the output terminals.
- b) Parametrically solve your designed circuit. That means write the possible cases of the operation of the diode(s) in your designed circuit, and for each case, include the calculation of finding  $v_o$  and the range of  $v_i$ . **Write complete equations and show your work.**



Name:

PID:

**Problem 1.**

Name:

PID:

**Problem 1.**


Name:

PID:

**Problem 2.** (6 points)

Design this BJT circuit to establish a collector current of  $0.5\text{ mA}$  and a reverse-bias voltage of  $1\text{ V}$  on the collector-base junction. Assume  $\beta = 100$ ,  $V_{D0} = 0.7\text{ V}$ ,  $V_{sat} = 0.2\text{ V}$ .

**Show your work.**



Name:

PID:

**Problem 2.**

Name:


PID:

**Problem 3.** (8 points)

Design the following circuit to establish  $I_C = 2\text{ mA}$ ,  $I_{R_3} = 0.02\text{ mA}$ , and  $V_C = 2.5\text{ V}$ .

Assume  $\beta = 100$ ,  $V_{D0} = 0.7\text{ V}$ ,  $V_{sat} = 0.2\text{ V}$ .

**Show your work.**



Name:

PID:

**Problem 3.**




Name:

PID:

**Problem 4.** (8 points)

In the following circuit the transistor has  $|V_t| = 1\text{ V}$ ,  $\mu C_{ox} \frac{W}{L} = 2\text{ mA/V}^2$ , and  $\lambda = 0$ .

- Find the node voltages at the source and drain.
- Replace the current source with a resistor. Calculate the value of the resistor such that the current flowing through the resistor is equal to  $1\text{ mA}$ .



Name:

PID:

**Problem 4.**

Name:

PID:


**Problem 5.** (8 points)

In the following circuit,  $V_{DD} = 5\text{ V}$ ,  $V_{OV} = 0.5\text{ V}$ ,  $k_n = 1\text{ mA/V}^2$ , and  $\lambda = 0$ . Complete the table.

Neglect the effect of  $v_i$  on  $V_{OV}$ .

Note:  $\hat{v}_o$  represents the maximum symmetrical signal swing allowed at the drain and  $\hat{v}_i$  is the maximum allowable amplitude of the input signal.

**Show your work.**



$V_{DS}$	$A_v$	$\hat{v}_o$	$\hat{v}_i$	$I_D$	$R_D$
1 V					
1.5 V					
2 V					

Name:

PID:

**Problem 5.**


Name:

PID:

**Problem 6.** (15 points)

Answer the following questions for the below MOSFET amplifier circuit. Assume capacitors are short in the signal circuit. Use  $V_A = 100\text{ V}$ ,  $k_n = 4\text{ mA/V}^2$ ,  $V_t = 1\text{ V}$ , and ignore the early effect in the bias circuit.

- Find the Bias point of the amplifier circuit.
- Find the small signal parameters of the amplifier.
- Draw the small signal equivalent circuit.
- Find the open loop voltage gain ( $A_{vo}$ ), voltage gain ( $A_v$ ), total circuit voltage gain ( $A$ ), input resistance ( $R_i$ ), and output resistance ( $R_o$ ) of this circuit.
- If  $v_{sig}$  is a sine wave with peak amplitude of 5 mV, sketch the instantaneous current and voltages  $i_D(t)$ ,  $v_G(t)$ ,  $v_D(t)$ ,  $v_L(t)$ , and  $v_S(t)$ .



Name:

PID:

**Problem 6.**

Name:

PID:

**Problem 6.**

Name:

PID:

**Problem 6.**




Name:

PID:

**Problem 7.** (6 points)

Find  $v_o$ ,  $i_{DN}$  and  $i_{DP}$  in the following circuit for  $v_i = 2.5\text{ V}$ . For the NMOS and PMOS,

$\mu_n C_{ox} \left(\frac{W}{L}\right)_n = \mu_p C_{ox} \left(\frac{W}{L}\right)_p = 1\text{ mA/V}^2$ ,  $|V_{tn}| = |V_{tp}| = 1\text{ V}$ . Assume  $\lambda = 0$  for both devices.



Name:

PID:

**Problem 7.**

Name:

PID:

**Problem 7.**