
carry_lookahead_adder.sv

```
ucsd > ece111 > HW > Homework5 > Lab5 > carry_lookahead_adder > ≡ carry_lookahead_adder.sv
      module carry lookahead adder#(parameter N=4)(
        input logic[N-1:0] A, B,
        input logic CIN,
        output logic[N:0] result
        logic [N-1:0] G; // Generate terms
        logic [N-1:0] P; // Propagate terms
        logic [N:0] C; // Carry terms
        assign C[0] = CIN;
        // Generate and Propagate signals for each bit
        generate
           for (i = 0; i < N; i = i + 1) begin : gen_generate_propagate
            assign G[i] = A[i] & B[i];
            assign P[i] = A[i] ^ B[i];
                                           // Propagate term
        endgenerate
          for (i = 1; i \leftarrow N; i = i + 1) begin : gen_carry
            assign C[i] = G[i-1] | (P[i-1] & C[i-1]);
        endgenerate
          for (i = 0; i < N; i = i + 1) begin : gen sum
            assign result[i] = P[i] ^ C[i];
        endgenerate
        assign result[N] = C[N];
 42
      endmodule : carry_lookahead_adder
```


carry_lookahead_adder.sv Resource Usage Summary

```
ucsd > ece111 > HW > Homework5 > Lab5 > carry_lookahead_adder > ≡ carry_lookahead_adder-Resource Usage Summary.rpt
     ; Analysis & Synthesis Resource Usage Summary ;
                                            ; 8
    ; Estimated ALUTs Used
; -- Combinational ALUTs
 41 ; -- Memory ALUTs
42 ; -- LUT_REGs
                                               ; 0
                                               ; 0
43 ; Dedicated logic registers
                                               ; 0
    ;
; Estimated ALUTs Unavailable
 46 ; -- Due to unpartnered combinational logic ; 0
 47 ; -- Due to Memory ALUTs ; 0
    ; Total combinational functions
 50 ; Combinational ALUT usage by number of inputs ;
51 ; -- 7 input functions ; 0
52 ; -- 6 input functions ; 0
53 ; -- 5 input functions ; 2
54 ; -- 4 input functions ; 2
          -- <=3 input functions
    ; Combinational ALUTs by mode
    ; -- normal mode
; -- extended LUT mode
; -- arithmetic mode
                                               ; 0
                                               ; 0
          -- shared arithmetic mode
                                                ; 0
    ; Estimated ALUT/register pairs used ; 8
 65 ; Total registers
 66 ; -- Dedicated logic registers
          -- I/O registers
                                                ; 0
    ; -- LUT_REGs
                                               ; 0
     ; I/O pins
    ; DSP block 18-bit elements
                                               ; C[2]~2 ;
 75 ; Maximum fan-out node
 76 ; Maximum fan-out
    ; Total fan-out
                                                ; 48
 78 ; Average fan-out
                                                ; 1.33
```


carry_lookahead_adder.sv RTL viewer




carry_lookahead_adder.sv post mapping viewer



simulation wavelength results explanation:





The testbench for the carry lookahead adder initializes inputs A, B, and CIN to various values at different times to verify the functionality of the adder. At each step, it sets specific values for A, B, and CIN and observes the output result, which represents the sum of A, B, and CIN. The testbench uses delays (#50 or #100) between each input change to allow enough time for the computation and for observing results. The simulation output confirms the correct operation of the adder: for instance, when A=2, B=1, and CIN=1, the expected result of 2+1+1=4 is correctly output. Each subsequent test case follows this pattern, where the computed sum aligns with the expected result, such as 3+1=4, 4+7+1=12, and 15+2=17, validating the our carry lookahead adder model's ability to perform addition accurately across various input combinations.

booth_multiplier.sv

```
ucsd > ece111 > HW > Homework5 > Lab5 > booth_multiplier > ■ booth_multiplier.sv
       module booth_multiplier // Module start declaration
       #(parameter N=4) // Parameter declaration
                 input clock, reset, start,
                 input logic signed [N-1:0] multiplicand, multiplier,
                 output logic signed [(2*N)-1:0] product,
                 output logic done
       logic [N:0] multiplicand_neg;
       logic [$clog2(N)-1:0] count;
      // Register to store Adder sum and multipiler
logic signed [(2*N)+1:0] shift_reg;
       // Register to load multiplicand value
logic signed [N:0] load_reg_pos;
       logic signed [N:0] load_reg_neg;
       // wires to connect with carry lookahead adder
logic[N:0] add_operand1, add_operand2;
       logic cla_carry;
                                     = 3'b000,
                                 = 3'b001,
= 3'b010,
                 INITIALIZE
               TEST
ADD
              SHIFT_AND_COUNT = 3'b100,
                                     = 3'b101
                DONE
       } next_state;
       carry_lookahead_adder #(.N(N+1)) adder_inst(
                .A(add_operand1),
                .B(add_operand2),
                .CIN(1'b0),
                 .result(sum)
       assign multiplicand_neg = -multiplicand;
       // Use *only* non-blocking assignment statements within always block
// Use *only* non-blocking assignment statements within always block
       always_ff@(posedge clock, posedge reset) begin
                     count <= 0;
next_state <= IDLE;
                         load_reg_pos <= 0;
load_reg_neg <= 0;
shift_reg <= 0;
               else begin
case(next_state)
                                   next_state <= INITIALIZE;</pre>
```

```
\ensuremath{//}\xspace Load Multiplicand and Multiplier in a load register and a shift registe INITIALIZE: begin
                                // load multiplicand to load_reg_pos
load_reg_pos <= {multiplicand[N-1], multiplicand};</pre>
                                load_reg_neg <= {multiplicand_neg[N-1], multiplicand_neg};</pre>
                               shift_reg
next_state
count
                                                      <= {1'b0, {N{1'b0}}, multiplier, 1'b0};
                                                   <= {1 be
<= TEST;
<= 0;
                                if(shift_reg[1:0] == 2'b01) begin
// Pass positive Multiplicand to carry lookadahead adder input
// Pass previous adder output value after shift to add with Multiplicand
                                           add_operand1 <= load_reg_pos;
                                           add_operand2 <= shift_reg[(2*N):N+1];
next_state <= ADD;</pre>
                                else if(shift_reg[1:0] == 2'b10) begin
                                           add_operand1 <= load_reg_neg;
add_operand2 <= shift_reg[(2*N):N+1];
next_state <= ADD;
                               end

else begin

// assign add_operand1 to 0, Since no add operation to be perform pass 0 to carry lookadder input


// Pass previous adder output value after shift to add with Multiplicand

// move to shift and increment count state
113
                                           add_operand1 <= {(N+1){1'b0}};
add_operand2 <= shift_reg[(2*N):N+1];
next_state <= SHIFT_AND_COUNT;
                                shift_reg <= {sum, shift_reg[N:0]}; // Load shift register : Output sum from Adder which includes carry and retain previous lower bit of shift register // Move to shift and increment count state
                               next_state <= SHIFT_AND_COUNT;</pre>
                   SHIFT_AND_COUNT: begin
| shift_reg <= (shift_reg >>> 1); // Right Arithmetic shift entire shift register by 1 position
                               next_state <= TEST;
       assign done = (next_state == DONE) ? 1 : 0;
       // Generate Product in DONE state by loading shift_reg value to it
assign product = (next_state == DONE) ? {shift_reg[(2*N)], shift_reg[(2*N):1]} : 0;
```

booth_multiplier.sv Resource Usage Summary

```
ucsd > ece111 > HW > Homework5 > Lab5 > booth_multiplier > ≡ booth_multiplier-Resource Usage Summary.rpt
     ; Analysis & Synthesis Resource Usage Summary
                                         ; Usage ;
    ; Resource
    ; Estimated ALUTs Used
 40 ; -- Combinational ALUTs
   ; -- Memory ALUTs
; -- LUT_REGs
                                         ; 0
                                         ; 0
 43 ; Dedicated logic registers
                                         ; 35
 45 ; Estimated ALUTs Unavailable
                                         ; 1
    ; -- Due to unpartnered combinational logic ; 1
        -- Due to Memory ALUTs ; 0
 49 ; Total combinational functions
                                         ; 43
 50 ; Combinational ALUT usage by number of inputs ;
    ; -- 7 input functions
        -- 6 input functions
-- 5 input functions
-- 4 input functions
                                         ; 2
                                         ; 3
        -- <=3 input functions
                                         ; 24
 57 ; Combinational ALUTs by mode
 58 ; -- normal mode
                                         ; 1
        -- extended LUT mode
        -- arithmetic mode
                                         ; 0
                                         ; 0
        -- shared arithmetic mode
 63 ; Estimated ALUT/register pairs used ; 48
                                         ; 35
 65 ; Total registers
 66 ; -- Dedicated logic registers
        -- I/O registers
                                         ; 0
        -- LUT REGs
                                         ; 20
 71 ; I/O pins
 73 ; DSP block 18-bit elements
                                         ; clock~input ;
 75 ; Maximum fan-out node
    ; Maximum fan-out
                                         ; 35
   ; Total fan-out
                                         ; 295
 78 ; Average fan-out
                                         ; 2.50
    +-----
```


booth_multiplier.sv RTL viewer



booth_multiplier.sv post mapping viewer



booth_multiplier.sv state machine viewer




simulation transcript:

```
### Transcript

| time=1060000 Multiplicand= -8 Multiplier= -8 Froduct= 64 Done=1 Correct Result
| time=1320000 Multiplicand= -8 Multiplier= 7 Froduct= -56 Done=1 Correct Result
| time=1360000 Multiplicand= 0 Multiplier= 8 Froduct= 0 Done=1 Correct Result
| time=1560000 Multiplicand= 0 Multiplier= 8 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= -8 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= -8 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= -8 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= -8 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= -8 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= -8 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= -8 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= -8 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= -8 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= -8 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= -8 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= -8 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= -8 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= 0 Multiplicand= 0 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= 0 Multiplicand= 0 Multiplier= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= 0 Multiplicand= 0 Multiplicand= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= 0 Multiplicand= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= 0 Multiplicand= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= 0 Multiplicand= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= 0 Multiplicand= 0 Froduct= 0 Done=1 Correct Result
| time=1780000 Multiplicand= 0 Multiplicand= 0 Froduct= 0 Done=1 Correct Result
|
```

simulation wavelength results explanation:



This waveform demonstrates the behavior of a Booth multiplier as it processes a sequence of signed multiplication operations. Key signals such as multiplicand, multiplier, product, next_state, and various internal registers (shift_reg, add_operand1, add_operand2, and sum) are displayed, showing the step-by-step computation and state transitions. The next_state signal progresses through different stages (e.g., IDLE, INITIALIZE, TEST, ADD, SHIFT_AND_COUNT, and DONE), indicating the control flow of the Booth multiplication algorithm. Also see the state machine shown above.

For each multiplication operation, multiplicand and multiplier values are loaded, and the computation proceeds as the count variable increments and the shift_reg is updated. Notably, in the first computation (multiplicand = -8, multiplier = -8), the product correctly reaches 64 when next_state enters DONE, confirming the accuracy of the result. Similarly, subsequent operations with different combinations of positive, negative, and zero inputs (multiplicand = -8, multiplier = 7, and others) produce the expected results, as indicated by the correct product values and the final Done=1 assertion, verifying successful completion for each case.

This waveform effectively illustrates how the Booth multiplier module handles control flow and internal arithmetic operations, providing a visual confirmation of its correctness in computing signed products.