

Name

PID

UNIVERSITY OF CALIFORNIA, SAN DIEGO

Electrical and Computer Engineering Department

ECE 65 – Fall 2020

Components and Circuits lab


Final Exam

You should submit your handwritten solutions in a PDF format to Gradescope by Wednesday, 12/16, at 11:00 am (Pacific Time).

Problem 1. (5 points)

Find the node voltages and the currents in all branches in the following circuit.

Assume $V_{D0} = 0.7\text{ V}$, $V_{sat} = 0.2\text{ V}$, $V_Z = 6.2\text{ V}$, $\beta = 100$




Show your work.

Problem 2. (10 points)

Assume

- $V_{D0} = 0.7\text{ V}$, $V_{sat} = 0.2\text{ V}$, and $\beta = 100$, $V_T = 26\text{ mV}$
- The power supply available is 15 V .
- The output resistance of the signal source is $1\text{ k}\Omega$ ($R_{sig} = 1\text{ k}\Omega$) and the load resistance is $1\text{ k}\Omega$.
- Capacitors are short in the signal circuit.
- Ignore the early effect in bias and signal circuit calculations.



Design the above amplifier circuit such that

- The collector current is 2 mA .
- The Thevenin equivalent resistance at the base is about one tenth of R_E .
- The absolute value of the total gain of the amplifier ($A = \frac{v_o}{v_{sig}}$) is at least 10 V/V .

In your answers, make sure to include

- All the resistor values.
- All the DC node voltages.
- The total gain of the amplifier.
- Choose a sinusoidal signal with $f = 1\text{ kHz}$ and sketch both v_{sig} and v_o . Make sure that the peak amplitude of v_{sig} does not exceed 5 mV and the BJT stays in the active region.

Show your work. This is a design problem, so there are multiple answers for this problem.