











SN74LVC1G3157

SCES424L - JANUARY 2003 - REVISED MAY 2017

# SN74LVC1G3157 Single-Pole Double-Throw Analog Switch

#### **Features**

- ESD Protection Exceeds JESD 22
  - 2000-V Human Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)
- 1.65-V to 5.5-V V<sub>CC</sub> Operation
- Qualified For 125°C operation
- Specified Break-Before-Make Switching
- Rail-to-Rail Signal Handling
- Operating Frequency Typically 340 MHz at Room Temperature
- High Speed, Typically 0.5 ns  $(V_{CC} = 3 \text{ V}, C_1 = 50 \text{ pF})$
- Low ON-State Resistance, Typically ≉6 Ω  $(V_{CC} = 4.5 \text{ V})$
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

## 2 Applications

- Wearables and Mobile Devices
- Portable Computing
- Internet of Things (IoT)
- **Audio Signal Routing**
- Remote Radio Unit
- Portable Medical Equipment
- Surveillance
- Home Automation
- I2C/SPI/UART Bus Multiplexing
- Wireless Charging

# 3 Description

This single channel single-pole double-throw (SPDT) analog switch is designed for 1.65-V to 5.5-V V<sub>CC</sub> operation.

The SN74LVC1G3157 device can handle both analog and digital signals. The SN74LVC1G3157 device permits signals with amplitudes of up to V<sub>CC</sub> (peak) to be transmitted in either direction.


Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
	SOT-23 (DBV)	2.90 mm × 1.60 mm			
	SC70 (DCK)	2.00 mm × 1.25 mm			
	SOT (DRL)	1.60 mm × 1.20 mm			
SN74LVC1G3157	SON (DRY)	1.45 mm × 1.00 mm			
	DSBGA (YZP)	1.41 mm × 0.91 mm			
	SON (DSF)	1.00 mm × 1.00 mm			
	X2SON (DTB)	0.80 mm × 1.00 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic





#### **Table of Contents**

1	Features 1		8.2 Functional Block Diagram	. 15
2	Applications 1		8.3 Feature Description	. 15
3	Description 1		8.4 Device Functional Modes	. 15
4	Revision History2	9	Application and Implementation	. 16
5	Pin Configuration and Functions 4		9.1 Application Information	. 16
6	Specifications		9.2 Typical Application	. 16
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	. 18
	6.2 ESD Ratings	11	Layout	18
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	. 18
	6.4 Thermal Information		11.2 Layout Example	. 18
	6.5 Electrical Characteristics	12	Device and Documentation Support	
	6.6 Analog Switch Characteristics8		12.1 Documentation Support	. 19
	6.7 Switching Characteristics 85°C9		12.2 Receiving Notification of Documentation Updates	s 19
	6.8 Switching Characteristics 125°C9		12.3 Community Resources	. 19
	6.9 Typical Characteristics9		12.4 Trademarks	. 19
7	Parameter Measurement Information		12.5 Electrostatic Discharge Caution	. 19
8	Detailed Description		12.6 Glossary	. 19
•	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	. 19

#### 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision K (January 2017) to Revision L	Page
•	Deleted Feature "Useful for Both Analog and Digital Applications"	1
•	Deleted Feature "High Degree of Linearity"	1
•	Changed the first sentence of the <i>Description</i> From: "This single-pole double-throw (SPDT)" To: "This single channel single pole double-throw (SPDT)"	
•	Added the X2SON (DTB) package to the Device Information	1
•	Added the X2SON (DTB) package to the Pin Configuration and Functions	4
•	Changed I <sub>I/O</sub> To: I <sub>I/OK</sub> for I/O port diode current in the <i>Absolute Maximum Ratings</i>	5
•	Added the DTB (X2SON) package to the Thermal Information table	6
•	Changed Note 1 and Note 2 n the Analog Switch Characteristics table	<u>9</u>
•	Deleted Note 3 "Specified by design" from the Analog Switch Characteristics tables	<u>9</u>
•	Deleted Note 4 "Specified by design" from the Switch Characteristics 85°C tables	<u>9</u>
•	Deleted Note 4 "Specified by design" from the Switch Characteristics 125°C tables	
•	Changed Figure 3, From: SW1 = V <sub>IL</sub> to SW1 = V <sub>IH</sub> , From: SW2 = V <sub>IH</sub> to: SW2 = V <sub>IL</sub>	10
•	Changed Figure 6	
•	Added a series 50-Ω resistor on B1 in Figure 7	
•	Changed Figure 8	

# Changes from Revision J (June 2016) to Revision K Added new applications to Applications section Added Operating free-air temperature, T<sub>A</sub> for BGA and all other packages in Recommended Operating Conditions Added 125°C data to Electrical Characteristics table. Added 85°C to title to differentiate from new 125°C Switching Characteristics section Added 125°C Switching Characteristics section and data.

Submit Documentation Feedback


Copyright © 2003–2017, Texas Instruments Incorporated





Ci	hanges from Revision I (June 2015) to Revision J	Page
•	Deleted 200-V Machine Model (A115-A) from Features	1
•	Changed Feature From: "Operating Frequency Typically 300 MHz at Room Temperature" To: "Operating Frequency Typically 340 MHz at Room Temperature"	
•	Updated Device Information table	1
•	Updated pinout images for all packages	4
•	Added temperature ranges for Storage temperature, T <sub>stg</sub> and Junction temperature, T <sub>J</sub> in <i>Absolute Maximum Rating</i>	js <mark>5</mark>
•	Changed MAX value ±1 to ±0.1 for I <sub>off</sub> and I <sub>IN</sub> in <i>Electrical Characteristics</i> table	<mark>7</mark>
•	Added Receiving Notification of Documentation Updates section	19
•	Added Device Information table, Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable	
	Information section	1
•	Updated Features.	1
Cl	hanges from Revision G (September 2011) to Revision H	Page
•	Changed YZP with correct pin labels.	4
•	Added Thermal Information table	
•	Changed to correct Pin Label "S"	7




# 5 Pin Configuration and Functions












DTB Package 6-Pin X2SON









#### **Pin Functions**

	PIN						
NAME	SOT-23, SC70, SON, X2SON, or SOT	DSBGA	1/0	DESCRIPTION			
B2	1	A1	I/O	Switch I/O. Set S high to enable.			
GND	2	B1	_	Ground			
B1	3	C1	I/O	Switch I/O. Set S low to enable.			
Α	4	C2	I/O	Common terminal			
V <sub>CC</sub>	5	B2	_	Power supply			
S	6	A2	I	Select			

# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>		-0.5	6.5	V
V <sub>IN</sub>	Control input voltage <sup>(2)(3)</sup>		-0.5	6.5	V
V <sub>I/O</sub>	Switch I/O voltage <sup>(2)(3)(4)(5)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0		-50	mA
I <sub>I/OK</sub>	I/O port diode current	$V_{I/O} < 0$ or $V_{I/O} > V_{CC}$		±50	mA
I <sub>I/O</sub>	On-state switch current <sup>(6)</sup>	$V_{I/O} = 0$ to $V_{CC}$		±128	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
T <sub>J</sub>	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
\/	Floatroototic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> All voltages are with respect to ground unless otherwise specified.

<sup>(3)</sup> The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(4)</sup> This value is limited to 5.5 V maximum.

<sup>(5)</sup>  $V_I$ ,  $V_O$ ,  $V_A$ , and  $V_{Bn}$  are used to denote specific conditions for  $V_{I/O}$ .

<sup>(6)</sup>  $I_{I}$ ,  $I_{O}$ ,  $I_{A}$ , and  $I_{Bn}$  are used to denote specific conditions for  $I_{I/O}$ .



# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.65	5.5	V
V <sub>I/O</sub>	Switch input or output voltage		0	V <sub>CC</sub>	V
V <sub>IN</sub>	Control input voltage		0	5.5	V
\ /	High level input valte are control input	V <sub>CC</sub> = 1.65 V to 1.95 V	V <sub>CC</sub> × 0.75		
$V_{IH}$	High-level input voltage, control input	$V_{CC} = 2.3 \text{ V to } 5.5 \text{ V}$	1.65  0  V to 1.95 V  V to 5.5 V  V to 1.95 V  V to 2.7 V  to 3.6 V  V to 5.5 V  age (YZP)  -40  ackages (DBV, DCK,		V
\ /	Low-level input voltage, control input	V <sub>CC</sub> = 1.65 V to 1.95 V		V <sub>CC</sub> × 0.25	V
$V_{IL}$		$V_{CC} = 2.3 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$	V
		V <sub>CC</sub> = 1.65 V to 1.95 V		20	
A4/A	land the estimation of a surfall rate	V <sub>CC</sub> = 2.3 V to 2.7 V		20	0/
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		10	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V		0 V <sub>CC</sub> 0 5.5 75 77 V <sub>CC</sub> × 0.25 V <sub>CC</sub> × 0.3 20 20 10 10 10 85	
		BGA package (YZP)	-40	85	°C
T <sub>A</sub>	Operating free-air temperature	All other packages (DBV, DCK, DRL, DRY, DSF)	-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).

#### 6.4 Thermal Information

			SN74LVC1G3157							
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	DCK (SC70)	DRL (SOT)	DRY (SON)	DTB (X2SON)	YZP (DSBGA)	UNIT		
		6 PINS	6 PINS	6 PINS	6 PINS	6 PINS	6 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	234.9	269.5	244.1	284.2	324.5	129.4	°C/W		
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	150.4	189.5	112.5	138.6	150.5	1.9	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	86.4	84.7	109.9	170.9	239.0	40.0	°C/W		
ΨЈТ	Junction-to-top characterization parameter	60.8	62.7	9.3	13.7	17.2	0.6	°C/W		
ΨЈВ	Junction-to-board characterization parameter	86.1	84.0	109.3	167.9	238.3	40.2	°C/W		
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	n/a	°C/W		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETER		-	FET CONDITION	16	V	T <sub>A</sub> =	-40 to 85	°C	T <sub>A</sub> = -40 to 125°C			LIMIT
	PARAMETER		'	EST CONDITION	15	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	UNIT
				V <sub>I</sub> = 0 V	I <sub>O</sub> = 4 mA	4.05.1/		11	20		11	20	
				V <sub>I</sub> = 1.65 V	I <sub>O</sub> = -4 mA	1.65 V		15	50		15	50	
				V <sub>I</sub> = 0 V	I <sub>O</sub> = 8 mA	0.01/		8	12		8	12	ı
				V <sub>I</sub> = 2.3 V	I <sub>O</sub> = -8 mA	2.3 V		11	30		11	30	
r <sub>on</sub>	ON-state switch resistance(	2)	See Figure 1 and Figure 2	V <sub>I</sub> = 0 V	I <sub>O</sub> = 24 mA	3 V		7	9		7	9	Ω
			. iguio 2	V <sub>I</sub> = 3 V	I <sub>O</sub> = -24 mA	3 V		9	20		9	20	
				V <sub>I</sub> = 0 V	I <sub>O</sub> = 30 mA			6	7		6	7	
				V <sub>I</sub> = 2.4 V	$I_O = -30 \text{ mA}$	4.5 V		7	12		7	12	
				V <sub>I</sub> = 4.5 V	$I_O = -30 \text{ mA}$			7	15		7	15	
					I <sub>A</sub> = -4 mA	1.65 V			140			140	
	ON-state switch resistance	over	0 ≤ V <sub>Bn</sub> ≤ V <sub>CC</sub>		$I_A = -8 \text{ mA}$	2.3 V			45			45	
r <sub>range</sub>	signal range <sup>(2)(3)</sup>		(see Figure 1 and	Figure 2)	$I_A = -24 \text{ mA}$	3 V			18			18	Ω
					$I_A = -30 \text{ mA}$	4.5 V			10			10	
				V <sub>Bn</sub> = 1.15 V	I <sub>A</sub> = -4 mA	1.65 V		0.5			0.5		
	Difference of ON-state		V <sub>Bn</sub> = 1.6 V		I <sub>A</sub> = -8 mA	2.3 V		0.1			0.3		
$\Delta r_{on}$	resistance between switches	S <sup>(2)(4)(5)</sup>	See Figure 2	V <sub>Bn</sub> = 2.1 V	I <sub>A</sub> = -24 mA	3 V		0.1			0.3		Ω
				V <sub>Bn</sub> = 3.15 V	I <sub>A</sub> = -30 mA	4.5 V		0.1			0.2		
					I <sub>A</sub> = -4 mA	1.65 V		110			110		
	(2)(4)(6	:)	0.41/		$I_A = -8 \text{ mA}$	2.3 V		26			40		
r <sub>on(flat)</sub>	ON resistance flatness <sup>(2)(4)(6)</sup>	,,	$0 \le V_{Bn} \le V_{CC}$		$I_A = -24 \text{ mA}$	3 V		9			10		Ω
					$I_A = -30 \text{ mA}$	4.5 V		4			5		
			0 ≤ V <sub>I</sub> , V <sub>O</sub> ≤ V <sub>CC</sub>		<u>'</u>	1.65 V			±1			±1	
l <sub>off</sub> <sup>(7)</sup>	OFF-state switch leakage co	urrent	(see Figure 3)			to 5.5 V		±0.05	±0.1 <sup>(1)</sup>		±0.05	±0.1	μA
			V V ~ CND \	/ 0222		0.0 1			±1			±1	
I <sub>S(on)</sub>	ON-state switch leakage cur	rrent	$V_I = V_{CC}$ or GND, \ (see Figure 4)	o = Open		5.5 V			±0.1 <sup>(1)</sup>			±0.1 <sup>(1)</sup>	μΑ
						0.1/4-			±1			±1	
I <sub>IN</sub>	Control input current		$0 \le V_{IN} \le V_{CC}$			0 V to 5.5 V		±0.05	±0.1 <sup>(1)</sup>		±0.05	±0.1	μΑ
I <sub>cc</sub>	Supply current		S = V <sub>CC</sub> or GND			5.5 V		1	10			35	μA
$\Delta I_{CC}$	Supply-current change		S = V <sub>CC</sub> - 0.6 V			5.5 V			500			500	μA
Ci	Control input capacitance	s				5 V		2.7			2.7		pF
C <sub>io(off)</sub>	Switch input/output capacitance	Bn				5 V		5.2			5.2		pF
_	Switch input/output	Bn						17.3			17.3		
$C_{\text{io(on)}}$	capacitance	Α				5 V		17.3			17.3		pF

<sup>(1)</sup>  $T_A = 25^{\circ}C$ 

(7)  $I_{off}$  is the same as  $I_{S(off)}$  (off-state switch leakage current).

Measured by the voltage drop between I/O pins at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages on the two (A or B) ports.

Specified by design

 $<sup>\</sup>Delta r_{on} = r_{on(max)} - r_{on(min)} \ \text{measured at identical V}_{CC}, \ \text{temperature, and voltage levels}$  This parameter is characterized, but not production tested.

Flatness is defined as the difference between the maximum and minimum values of on-state resistance over the specified range of conditions.



# 6.6 Analog Switch Characteristics

 $T_{\Lambda} = 25^{\circ}C$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
				1.65 V	340	
Frequency response <sup>(1)</sup>	A or Bn	Bn or A	$R_L = 50 \Omega$ , $f_{in} = sine wave$	2.3 V	340	MHz
(switch on)	AUDII	BII OI A	(see Figure 6)	3 V	340	IVITIZ
				4.5 V	340	
				1.65 V	1.65 V -54	
Crosstalk <sup>(2)</sup> (between switches)	D4 D0	B2 or B1	$R_L = 50 \Omega$ , $f_{in} = 10 \text{ MHz}$ (sine wave)	2.3 V	-54	dB
	Shes)  B1 or B2  B2 or B1  R1 = 30 \( \text{N}, \) \( \text{lin} = 7 \)  (see Figure 7)			3 V	-54	
			4.5 V	-54		
				1.65 V	-57	5
Feed through attenuation (2)			$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	-57	
(switch off)	A or Bn	Bn or A	f <sub>in</sub> = 10 MHz (sine wave) (see Figure 8)	3 V	-57	dB
,				4.5 V	-57	
Ob i - i +i	S	А	$C_L = 0.1 \text{ nF}, R_L = 1 \text{ M}\Omega$	3.3 V	3	-0
Charge injection	5	A	(see Figure 9)	5 V	7	pC
				1.65 V	0.1%	
Total harmonic distortion	A D	D A	$V_{I} = 0.5 V_{p-p}, R_{L} = 600 \Omega,$	2.3 V	0.025%	
	A or Bn	Bn or A	f <sub>in</sub> = 600 Hz to 20 kHz (sine wave) (see Figure 10)	3 V	0.015%	
				4.5 V	0.01%	

<sup>(1)</sup> Set  $f_{in}$  to 0 dBm and provide a bias of 0.4 V. Increase  $f_{in}$  frequency until the gain is 3 dB below the insertion loss. (2) Set  $f_{in}$  to 0 dBm and provide a bias of 0.4 V.



#### 6.7 Switching Characteristics 85°C

 $T_A = -40 \text{ to } +85^{\circ}\text{C}$  (see Figure 5 and )Figure 11

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
	(INPOT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub> <sup>(1)</sup>	A or Bn	Bn or A		2		1.2		0.8		0.3	ns
t <sub>en</sub> <sup>(2)</sup>	c	Do	7	24	3.5	14	2.5	7.6	1.7	5.7	20
t <sub>dis</sub> (3)	S	Bn	3	13	2	7.5	1.5	5.3	0.8	3.8	ns
t <sub>B-M</sub>			0.5		0.5		0.5		0.5		ns

- (1) t<sub>pd</sub> is the slower of t<sub>PLH</sub> or t<sub>PHL</sub>. The propagation delay is calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
- t<sub>en</sub> is the slower of t<sub>PZL</sub> or t<sub>PZH</sub>.
- (3) t<sub>dis</sub> is the slower of t<sub>PLZ</sub> or t<sub>PHZ</sub>.

#### 6.8 Switching Characteristics 125°C

 $T_A = -40$  to +125°C (see Figure 5 and Figure 11)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V				V <sub>CC</sub> = 5 V ± 0.5 V		UNIT		
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub> <sup>(1)</sup>	A or Bn	Bn or A		2		1.2		0.8		0.5	ns
t <sub>en</sub> <sup>(2)</sup>	S	D.s.	1	24.5	1	14.5	2.5	8	1.7	6	
t <sub>dis</sub> (3)	3	Bn	2.5	13.5	2	8	1.5	5.5	0.8	4	ns
t <sub>B-M</sub>			0.5		0.5		0.5		0.5		ns

- (1) t<sub>pd</sub> is the slower of t<sub>PLH</sub> or t<sub>PHL</sub>. The propagation delay is calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
- t<sub>en</sub> is the slower of t<sub>PZL</sub> or t<sub>PZH</sub>.
- (3)  $t_{dis}$  is the slower of  $t_{PLZ}$  or  $t_{PHZ}$ .

#### 6.9 Typical Characteristics




Figure 1. Typical  $r_{on}$  as a Function of Input Voltage  $(V_i)$  for  $V_i = 0$  to  $V_{CC}$ 



#### 7 Parameter Measurement Information





Figure 2. ON-State Resistance Test Circuit



Condition 1:  $V_1$  = GND,  $V_0$  =  $V_{CC}$ Condition 2:  $V_1$  =  $V_{CC}$ ,  $V_0$  = GND

Figure 3. OFF-State Switch Leakage-Current Test Circuit





Figure 4. ON-State Switch Leakage-Current Test Circuit






TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	<b>V</b> <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**LOAD CIRCUIT** 

,,	INF	INPUTS					.,
V <sub>cc</sub>	V,	t,/t,	V <sub>M</sub>	<b>V</b> <sub>LOAD</sub>	C <sub>L</sub>	R <sub>⊾</sub>	V <sub>A</sub>
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V
$2.5~\textrm{V}~\pm~0.2~\textrm{V}$	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V
$3.3~V~\pm~0.3~V$	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	V <sub>cc</sub>	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\circ}$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $\dot{t}_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{\text{PLH}}^{\text{F2L}}$  and  $t_{\text{PHL}}^{\text{F2L}}$  are the same as  $t_{\text{pd}}^{\text{eff}}$
- H. All parameters and waveforms are not applicable to all devices.

Figure 5. Load Circuit and Voltage Waveforms






Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk (Between Switches)






Figure 8. Feed Through




Figure 9. Charge-Injection Test






Figure 10. Total Harmonic Distortion




Figure 11. Break-Before-Make Internal Timing



#### 8 Detailed Description

#### 8.1 Overview

The SN74LVC1G3157 device is a single-pole double-throw (SPDT) analog switch designed for 1.65-V to 5.5-V  $V_{CC}$  operation. The SN74LVC1G3157 device can handle analog and digital signals. The device permits signals with amplitudes of up to  $V_{CC}$  (peak) to be transmitted in either direction.

#### 8.2 Functional Block Diagram




Figure 12. Logic Diagram (Positive Logic)

#### 8.3 Feature Description

The 1.65-V to 5.5-V supply operation allows the device to function in many different systems comprised of different logic levels, allowing rail-to-rail signal switching. Either the B1 channel or the B2 channel is activated depending upon the control input. If the control input is low, B1 channel is selected. If the control input is high, B2 channel is selected.

#### 8.4 Device Functional Modes

Table 1 lists the ON channel when one of the control inputs is selected.

**Table 1. Function Table** 

CONTROL INPUTS	ON CHANNEL
L	B1
Н	B2

Copyright © 2003–2017, Texas Instruments Incorporated



#### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74LVC1G3157 SPDT analog switch is flexible enough for use in a variety of circuits such as analog audio routing, power-up monitor, memory sharing, and so on. For details on the applications, see SCYB014.

#### 9.2 Typical Application




Figure 13. Typical Application Schematic

#### 9.2.1 Design Requirements

The inputs can be analog or digital, but TI recommends waiting until  $V_{CC}$  has ramped to a level in *Recommended Operating Conditions* before applying any signals. Appropriate termination resistors should be used depending on the type of signal and specification. The Select pin should not be left floating; either pull up or pull down with a resistor that can be overdriven by a GPIO.



# **Typical Application (continued)**

#### 9.2.2 Detailed Design Procedure

Using this circuit idea, a system designer can ensure a component or subsystem power has ramped up before allowing signals to be applied to its input. This is useful for integrated circuits that do not have overvoltage tolerant inputs. The basic idea uses a resistor divider on the VCC1 power rail, which is ramping up. The RC time constant of the resistor divider further delays the voltage ramp on the select pin of the SPDT bus switch. By carefully selecting values for R1, R2, and C, it is possible to ensure that VCC1 will reach its nominal value before the path from A to B2 is established, thus preventing a signal being present on an I/O before the device/system is powered up. To ensure the minimum desired delay is achieved, the designer should use Equation 1 to calculate the time required from a transition from ground (0 V) to half the supply voltage (VCC1/2).

Set 
$$\left(\frac{R2}{R1 R2} \times V_{CC1} > V_{IH}\right)$$
 of the select pin (1)

Choose Rs and C to achieve the desired delay.

When V<sub>S</sub> goes high, the signal will be passed.

#### 9.2.3 Application Curve




Figure 14. V<sub>S</sub> Voltage Ramp

Copyright © 2003–2017, Texas Instruments Incorporated



#### 10 Power Supply Recommendations

Most systems have a common 3.3-V or 5-V rail that can supply the  $V_{CC}$  pin of this device. If this is not available, a Switch-Mode-Power-Supply (SMPS) or a Linear Dropout Regulator (LDO) can be used to provide supply to this device from another voltage rail.

# 11 Layout

#### 11.1 Layout Guidelines

TI recommends keeping signal lines as short as possible. TI also recommends incorporating microstrip or stripline techniques when signal lines are greater than 1 inch in length. These traces must be designed with a characteristic impedance of either 50  $\Omega$  or 75  $\Omega$ , as required by the application. Do not place this device too close to high-voltage switching components, as they may interfere with the device.

#### 11.2 Layout Example




Figure 15. Recommended Layout Example



## 12 Device and Documentation Support

## 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Implications of Slow or Floating CMOS Inputs, SCBA004.
- SN74LVC1G3157 and SN74LVC2G53 SPDT Analog Switches, SCYB014

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2003–2017, Texas Instruments Incorporated





19-Jun-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
74LVC1G3157DBVRE4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(CC5F ~ CC5R)	Samples
74LVC1G3157DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(CC5F ~ CC5R)	Samples
74LVC1G3157DCKRE4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C55 ~ C5F ~ C5K ~ C5R)	Samples
74LVC1G3157DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C55 ~ C5F ~ C5K ~ C5R)	Samples
74LVC1G3157DRLRG4	ACTIVE	SOT-5X3	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C57 ~ C5R)	Samples
74LVC1G3157DRYRG4	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C5	Samples
SN74LVC1G3157DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(CC55 ~ CC5F ~ CC5K ~ CC5R)	Samples
SN74LVC1G3157DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C55 ~ C5F ~ C5K ~ C5R)	Samples
SN74LVC1G3157DRLR	ACTIVE	SOT-5X3	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(C57 ~ C5R)	Samples
SN74LVC1G3157DRY2	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C5	Samples
SN74LVC1G3157DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C5	Samples
SN74LVC1G3157DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	C5	Samples
SN74LVC1G3157DTBR	ACTIVE	X2SON	DTB	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	7X	Samples
SN74LVC1G3157YZPR	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	C5N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.





19-Jun-2017

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- <sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC1G3157:

Automotive: SN74LVC1G3157-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017


#### **TAPE AND REEL INFORMATION**





4.0	Discoursing decisioned to accompany data the company width
A0	
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


— Reel Width (WT)



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74LVC1G3157DBVRG4	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G3157DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G3157DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G3157DBVR	SOT-23	DBV	6	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LVC1G3157DCKR	SC70	DCK	6	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G3157DCKR	SC70	DCK	6	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74LVC1G3157DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74LVC1G3157DRLR	SOT-5X3	DRL	6	4000	180.0	9.5	1.78	1.78	0.69	4.0	8.0	Q3
SN74LVC1G3157DRY2	SON	DRY	6	5000	180.0	8.4	1.65	1.2	0.7	4.0	8.0	Q3
SN74LVC1G3157DRY2	SON	DRY	6	5000	180.0	9.5	1.6	1.15	0.75	4.0	8.0	Q3
SN74LVC1G3157DRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
SN74LVC1G3157DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74LVC1G3157DTBR	X2SON	DTB	6	3000	180.0	9.5	0.94	1.13	0.41	2.0	8.0	Q2
SN74LVC1G3157YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

www.ti.com 3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74LVC1G3157DBVRG4	SOT-23	DBV	6	3000	180.0	180.0	18.0
SN74LVC1G3157DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
SN74LVC1G3157DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
SN74LVC1G3157DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
SN74LVC1G3157DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1G3157DCKR	SC70	DCK	6	3000	205.0	200.0	33.0
SN74LVC1G3157DRLR	SOT-5X3	DRL	6	4000	202.0	201.0	28.0
SN74LVC1G3157DRLR	SOT-5X3	DRL	6	4000	184.0	184.0	19.0
SN74LVC1G3157DRY2	SON	DRY	6	5000	202.0	201.0	28.0
SN74LVC1G3157DRY2	SON	DRY	6	5000	184.0	184.0	19.0
SN74LVC1G3157DRYR	SON	DRY	6	5000	203.0	203.0	35.0
SN74LVC1G3157DSFR	SON	DSF	6	5000	184.0	184.0	19.0
SN74LVC1G3157DTBR	X2SON	DTB	6	3000	189.0	185.0	36.0
SN74LVC1G3157YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0

# DRL (R-PDSO-N6)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

  Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



# DRL (R-PDSO-N6)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



# DBV (R-PDSO-G6)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



# DBV (R-PDSO-G6)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DCK (R-PDSO-G6)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



# DCK (R-PDSO-G6)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.

The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.

E. This package complies to JEDEC MO-287 variation UFAD.

 $frac{f}{K}$  See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.



# DRY (R-PUSON-N6)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC registration MO-287, variation X2AAF.



DSF (S-PX2SON-N6)

PLASTIC SMALL OUTLINE NO-LEAD




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.





PLASTIC SMALL OUTLINE - NO LEAD




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.

  4. The size and shape of this feature may vary.
- 5. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)



<sup>6.</sup> This package is designed to be soldered to a thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

<sup>7.</sup> Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





DIE SIZE BALL GRID ARRAY



#### NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. NanoFree<sup>™</sup> package configuration.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
 For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.