

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	E144 (2)
1A	VREFB1N0	IO	ADC1I1N1		DIFFIO RX L1n	DIFFOUT L1n	Low Speed	6
1A	VREFB1N0	IO	ADC1I1N2		DIFFIO RX L1p	DIFFOUT L1p	Low Speed	7
1A	VREFB1N0	IO	ADC1I1N3		DIFFIO RX L3n	DIFFOUT L3n	Low Speed	8
1A	VREFB1N0	IO	ADC1I1N4		DIFFIO RX L3p	DIFFOUT L3p	Low Speed	10
1A	VREFB1N0	IO	ADC1I1N5		DIFFIO RX L5n	DIFFOUT L5n	Low Speed	11
1A	VREFB1N0	IO	ADC1I1N6		DIFFIO RX L5p	DIFFOUT L5p	Low Speed	12
1A	VREFB1N0	IO	ADC1I1N7		DIFFIO RX L7n	DIFFOUT L7n	Low Speed	13
1A	VREFB1N0	IO	ADC1I1N8		DIFFIO RX L7p	DIFFOUT L7p	Low Speed	14
1B	VREFB1N0	IO		JTAGEN				15
1B	VREFB1N0	IO		TMS	DIFFIO RX L11n	DIFFOUT L11n	Low Speed	16
1B	VREFB1N0	IO	VREFB1N0					17
1B	VREFB1N0	IO		TCK	DIFFIO RX L11p	DIFFOUT L11p	Low Speed	18
1B	VREFB1N0	IO		TDI	DIFFIO RX L12n	DIFFOUT L12n	Low Speed	19
1B	VREFB1N0	IO		TDO	DIFFIO RX L12p	DIFFOUT L12p	Low Speed	20
1B	VREFB1N0	IO			DIFFIO RX L14n	DIFFOUT L14n	Low Speed	21
1B	VREFB1N0	IO			DIFFIO RX L14p	DIFFOUT L14p	Low Speed	22
1B	VREFB1N0	IO			DIFFIO RX L16n	DIFFOUT L16n	Low Speed	24
1B	VREFB1N0	IO			DIFFIO RX L16p	DIFFOUT L16p	Low Speed	25
	2 VREFB2N0	IO	CLK0n		DIFFIO RX L18n	DIFFOUT L18n	High Speed	26
	2 VREFB2N0	IO	CLK0p		DIFFIO RX L18p	DIFFOUT L18p	High Speed	27
	2 VREFB2N0	IO	CLK1n		DIFFIO RX L20n	DIFFOUT L20n	High Speed	28
	2 VREFB2N0	IO	CLK1p		DIFFIO RX L20p	DIFFOUT L20p	High Speed	29
	2 VREFB2N0	IO	VREFB2N0					30
	2 VREFB2N0	IO	PLL L CLKOUTn		DIFFIO RX L27n	DIFFOUT L27n	High Speed	32
	2 VREFB2N0	IO	PLL L CLKOUTp		DIFFIO RX L27p	DIFFOUT L27p	High Speed	33
	3 VREFB3N0	IO			DIFFIO TX RX B1n	DIFFOUT B1n	High Speed	38
	3 VREFB3N0	IO			DIFFIO TX RX B1p	DIFFOUT B1p	High Speed	39
	3 VREFB3N0	IO			DIFFIO TX RX B3n	DIFFOUT B3n	High Speed	41
	3 VREFB3N0	IO			DIFFIO TX RX B3p	DIFFOUT B3p	High Speed	43
	3 VREFB3N0	IO			DIFFIO TX RX B5n	DIFFOUT B5n	High Speed	44
	3 VREFB3N0	IO			DIFFIO TX RX B5p	DIFFOUT B5p	High Speed	45
	3 VREFB3N0	IO			DIFFIO TX RX B7n	DIFFOUT B7n	High Speed	46
	3 VREFB3N0	IO			DIFFIO TX RX B7p	DIFFOUT B7p	High Speed	47
	3 VREFB3N0	IO			DIFFIO TX RX B9n	DIFFOUT B9n	High Speed	50
	3 VREFB3N0	IO	VREFB3N0					48
	3 VREFB3N0	IO			DIFFIO TX RX B9p	DIFFOUT B9p	High Speed	52
	3 VREFB3N0	IO						54
	3 VREFB3N0	IO			DIFFIO TX RX B12n	DIFFOUT B12n	High Speed	55
	3 VREFB3N0	IO			DIFFIO TX RX B12p	DIFFOUT B12p	High Speed	56
	3 VREFB3N0	IO			DIFFIO TX RX B14n	DIFFOUT B14n	High Speed	57
	3 VREFB3N0	IO			DIFFIO TX RX B14p	DIFFOUT B14p	High Speed	58
	3 VREFB3N0	IO			DIFFIO TX RX B16n	DIFFOUT B16n	High Speed	59
	3 VREFB3N0	IO			DIFFIO TX RX B16p	DIFFOUT B16p	High Speed	60
	4 VREFB4N0	IO	VREFB4N0					61
	4 VREFB4N0	IO						62
	4 VREFB4N0	IO			DIFFIO TX RX B23n	DIFFOUT B23n	High Speed	64
	4 VREFB4N0	IO			DIFFIO TX RX B23p	DIFFOUT B23p	High Speed	65
	4 VREFB4N0	IO						66
	4 VREFB4N0	IO			DIFFIO TX RX B27n	DIFFOUT B27n	High Speed	69
	4 VREFB4N0	IO			DIFFIO TX RX B27p	DIFFOUT B27p	High Speed	70
	5 VREFB5N0	IO			DIFFIO RX R1p	DIFFOUT R1p	High Speed	75
	5 VREFB5N0	IO			DIFFIO RX R2p	DIFFOUT R2p	High Speed	74
	5 VREFB5N0	IO			DIFFIO RX R1n	DIFFOUT R1n	High Speed	77
	5 VREFB5N0	IO			DIFFIO RX R2n	DIFFOUT R2n	High Speed	76
	5 VREFB5N0	IO			DIFFIO RX R7p	DIFFOUT R7p	High Speed	79
	5 VREFB5N0	IO						78
	5 VREFB5N0	IO			DIFFIO RX R7n	DIFFOUT R7n	High Speed	81
	5 VREFB5N0	IO	VREFB5N0					80
	5 VREFB5N0	IO			DIFFIO RX R10p	DIFFOUT R10p	High Speed	85
	5 VREFB5N0	IO			DIFFIO RX R11p	DIFFOUT R11p	High Speed	84
	5 VREFB5N0	IO			DIFFIO RX R10n	DIFFOUT R10n	High Speed	87
	5 VREFB5N0	IO			DIFFIO RX R11n	DIFFOUT R11n	High Speed	86
	6 VREFB6N0	IO	CLK2p		DIFFIO RX R14p	DIFFOUT R14p	High Speed	88
	6 VREFB6N0	IO	CLK2n		DIFFIO RX R14n	DIFFOUT R14n	High Speed	89
	6 VREFB6N0	IO	CLK3p		DIFFIO RX R16p	DIFFOUT R16p	High Speed	90
	6 VREFB6N0	IO	CLK3n		DIFFIO RX R16n	DIFFOUT R16n	High Speed	91
	6 VREFB6N0	IO			DIFFIO RX R18p	DIFFOUT R18p	High Speed	92
	6 VREFB6N0	IO			DIFFIO RX R18n	DIFFOUT R18n	High Speed	93
	6 VREFB6N0	IO	DPCLK3		DIFFIO RX R26p	DIFFOUT R26p	High Speed	96
	6 VREFB6N0	IO	VREFB6N0					97
	6 VREFB6N0	IO	DPCLK2		DIFFIO RX R26n	DIFFOUT R26n	High Speed	98
	6 VREFB6N0	IO			DIFFIO RX R27p	DIFFOUT R27p	High Speed	99
	6 VREFB6N0	IO			DIFFIO RX R28p	DIFFOUT R28p	High Speed	100
	6 VREFB6N0	IO			DIFFIO RX R27n	DIFFOUT R27n	High Speed	101
	6 VREFB6N0	IO			DIFFIO RX R28n	DIFFOUT R28n	High Speed	102
	6 VREFB6N0	IO			DIFFIO RX R33p	DIFFOUT R33p	High Speed	105
	6 VREFB6N0	IO			DIFFIO RX R33n	DIFFOUT R33n	High Speed	106
	7 VREFB7N0	IO			DIFFIO RX T1p	DIFFOUT T1p	High Speed	110
	7 VREFB7N0	IO	VREFB7N0		DIFFIO RX T1n	DIFFOUT T1n	High Speed	111
	7 VREFB7N0	IO						112
	7 VREFB7N0	IO						113
	7 VREFB7N0	IO			DIFFIO RX T10p	DIFFOUT T10p	High Speed	114
	7 VREFB7N0	IO			DIFFIO RX T10n	DIFFOUT T10n	High Speed	118
	8 VREFB8N0	IO		DEV CLRn	DIFFIO RX T16p	DIFFOUT T16p	Low Speed	120
	8 VREFB8N0	IO		DEV OE	DIFFIO RX T16n	DIFFOUT T16n	Low Speed	121
	8 VREFB8N0	IO	VREFB8N0					122
	8 VREFB8N0	IO		CONFIG_SEL				123
	8 VREFB8N0	IO						126

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	E144 (2)
8	VREFB8N0	IO			DIFFIO_RX_T19p	DIFFOUT_T19p	Low_Speed	124
8	VREFB8N0	Input only		nCONFIG				129
8	VREFB8N0	IO			DIFFIO_RX_T19n	DIFFOUT_T19n	Low_Speed	127
8	VREFB8N0	IO			DIFFIO_RX_T20p	DIFFOUT_T20p	Low_Speed	130
8	VREFB8N0	IO			DIFFIO_RX_T20n	DIFFOUT_T20n	Low_Speed	131
8	VREFB8N0	IO			DIFFIO_RX_T22p	DIFFOUT_T22p	Low_Speed	132
8	VREFB8N0	IO		CRC_ERROR	DIFFIO_RX_T22n	DIFFOUT_T22n	Low_Speed	134
8	VREFB8N0	IO						135
8	VREFB8N0	IO		nSTATUS	DIFFIO_RX_T24p	DIFFOUT_T24p	Low_Speed	136
8	VREFB8N0	IO		CONF_DONE	DIFFIO_RX_T24n	DIFFOUT_T24n	Low_Speed	138
8	VREFB8N0	IO			DIFFIO_RX_T26p	DIFFOUT_T26p	Low_Speed	140
8	VREFB8N0	IO			DIFFIO_RX_T26n	DIFFOUT_T26n	Low_Speed	141
		GND						95
		GND						83
		GND						68
		GND						63
		GND						53
		GND						42
		GND						142
		GND						137
		GND						133
		GND						125
		GND						116
		GND						104
		REFGND						4
		VCCIO1A						9
		VCCIO1B						23
		VCCIO2						31
		VCCIO3						49
		VCCIO3						40
		VCCIO4						67
		VCCIO5						82
		VCCIO6						94
		VCCIO6						103
		VCCIO7						117
		VCCIO8						139
		VCCIO8						128
		VCCA1						35
		VCCA2						34
		VCCA3						107
		VCCA4						143
		VCCA5						71
		VCCA6						2
		VCC ONE						73
		VCC ONE						72
		VCC ONE						51
		VCC ONE						37
		VCC ONE						36
		VCC ONE						144
		VCC ONE						115
		VCC ONE						109
		VCC ONE						108
		VCC ONE						1
		ADC_VREF						5
		ANAIN1						3

Notes:

(1) For more information about pin definition and pin connection guidelines, refer to the

[MAX 10 FPGA Device Family Pin Connection Guidelines](#).

(2) The E144-pin package has an exposed ground pad at the bottom of the package. The exposed ground pad is used for electrical connectivity and not for thermal purposes. You must connect the exposed ground pad to the ground plane of the PCB.

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	M153
1A	VREFB1N0	IO	ADC1IN1		DIFFIO RX L1n	DIFFOUT L1n	Low Speed	D2
1A	VREFB1N0	IO	ADC1IN2		DIFFIO RX L1p	DIFFOUT L1p	Low Speed	C2
1A	VREFB1N0	IO	ADC1IN3		DIFFIO RX L3n	DIFFOUT L3n	Low Speed	F5
1A	VREFB1N0	IO	ADC1IN4		DIFFIO RX L3p	DIFFOUT L3p	Low Speed	G5
1A	VREFB1N0	IO	ADC1IN5		DIFFIO RX L5n	DIFFOUT L5n	Low Speed	C1
1A	VREFB1N0	IO	ADC1IN6		DIFFIO RX L5p	DIFFOUT L5p	Low Speed	B1
1A	VREFB1N0	IO	ADC1IN7		DIFFIO RX L7n	DIFFOUT L7n	Low Speed	E1
1A	VREFB1N0	IO	ADC1IN8		DIFFIO RX L7p	DIFFOUT L7p	Low Speed	E2
1B	VREFB1N0	IO		JTAGEN				G7
1B	VREFB1N0	IO		TMS	DIFFIO RX L11n	DIFFOUT L11n	Low Speed	G1
1B	VREFB1N0	IO	VREFB1N0					G2
1B	VREFB1N0	IO		TCK	DIFFIO RX L11p	DIFFOUT L11p	Low Speed	J1
1B	VREFB1N0	IO		TDI	DIFFIO RX L12n	DIFFOUT L12n	Low Speed	H5
1B	VREFB1N0	IO		TD0	DIFFIO RX L12p	DIFFOUT L12p	Low Speed	H4
1B	VREFB1N0	IO			DIFFIO RX L14n	DIFFOUT L14n	Low Speed	H3
1B	VREFB1N0	IO			DIFFIO RX L14p	DIFFOUT L14p	Low Speed	J2
1B	VREFB1N0	IO			DIFFIO RX L16n	DIFFOUT L16n	Low Speed	L1
1B	VREFB1N0	IO			DIFFIO RX L16p	DIFFOUT L16p	Low Speed	K2
2	VREFB2N0	IO	CLK0n		DIFFIO RX L18n	DIFFOUT L18n	High Speed	J4
2	VREFB2N0	IO	CLK0p		DIFFIO RX L18p	DIFFOUT L18p	High Speed	J5
2	VREFB2N0	IO	CLK1n		DIFFIO RX L20n	DIFFOUT L20n	High Speed	K5
2	VREFB2N0	IO	CLK1p		DIFFIO RX L20p	DIFFOUT L20p	High Speed	K4
2	VREFB2N0	IO	DPCLK0		DIFFIO RX L22n	DIFFOUT L22n	High Speed	L5
2	VREFB2N0	IO	VREFB2N0					P1
2	VREFB2N0	IO	DPCLK1		DIFFIO RX L22p	DIFFOUT L22p	High Speed	L4
2	VREFB2N0	IO						R2
2	VREFB2N0	IO	PLL L CLKOUTn		DIFFIO RX L27n	DIFFOUT L27n	High Speed	N1
2	VREFB2N0	IO	PLL L CLKOUTp		DIFFIO RX L27p	DIFFOUT L27p	High Speed	P2
3	VREFB3N0	IO			DIFFIO TX RX B1n	DIFFOUT B1n	High Speed	M4
3	VREFB3N0	IO			DIFFIO RX B2n	DIFFOUT B2n	High Speed	P3
3	VREFB3N0	IO			DIFFIO TX RX B1p	DIFFOUT B1p	High Speed	M5
3	VREFB3N0	IO			DIFFIO RX B2p	DIFFOUT B2p	High Speed	R3
3	VREFB3N0	IO			DIFFIO TX RX B3n	DIFFOUT B3n	High Speed	L6
3	VREFB3N0	IO			DIFFIO RX B4n	DIFFOUT B4n	High Speed	P4
3	VREFB3N0	IO			DIFFIO TX RX B3p	DIFFOUT B3p	High Speed	L7
3	VREFB3N0	IO			DIFFIO RX B4p	DIFFOUT B4p	High Speed	R5
3	VREFB3N0	IO			DIFFIO TX RX B5n	DIFFOUT B5n	High Speed	P6
3	VREFB3N0	IO			DIFFIO RX B6n	DIFFOUT B6n	High Speed	R7
3	VREFB3N0	IO			DIFFIO TX RX B5p	DIFFOUT B5p	High Speed	P7
3	VREFB3N0	IO			DIFFIO RX B6p	DIFFOUT B6p	High Speed	P8
3	VREFB3N0	IO			DIFFIO TX RX B7n	DIFFOUT B7n	High Speed	L8
3	VREFB3N0	IO			DIFFIO RX B8n	DIFFOUT B8n	High Speed	P9
3	VREFB3N0	IO			DIFFIO TX RX B7p	DIFFOUT B7p	High Speed	M7
3	VREFB3N0	IO			DIFFIO RX B8p	DIFFOUT B8p	High Speed	R9
3	VREFB3N0	IO			DIFFIO TX RX B9n	DIFFOUT B9n	High Speed	M8
3	VREFB3N0	IO	VREFB3N0					R11
3	VREFB3N0	IO			DIFFIO TX RX B9p	DIFFOUT B9p	High Speed	N8
3	VREFB3N0	IO						P12
3	VREFB3N0	IO			DIFFIO TX RX B10n	DIFFOUT B10n	High Speed	R14
3	VREFB3N0	IO			DIFFIO TX RX B10p	DIFFOUT B10p	High Speed	P15
3	VREFB3N0	IO			DIFFIO TX RX B12n	DIFFOUT B12n	High Speed	L9
3	VREFB3N0	IO			DIFFIO TX RX B12p	DIFFOUT B12p	High Speed	M9
3	VREFB3N0	IO			DIFFIO TX RX B14n	DIFFOUT B14n	High Speed	L10
3	VREFB3N0	IO			DIFFIO TX RX B14p	DIFFOUT B14p	High Speed	M11
3	VREFB3N0	IO			DIFFIO TX RX B16n	DIFFOUT B16n	High Speed	P14
3	VREFB3N0	IO			DIFFIO TX RX B16p	DIFFOUT B16p	High Speed	R13
5	VREFB5N0	IO			DIFFIO RX R1p	DIFFOUT R1p	High Speed	M12
5	VREFB5N0	IO			DIFFIO RX R2p	DIFFOUT R2p	High Speed	N15
5	VREFB5N0	IO			DIFFIO RX R1n	DIFFOUT R1n	High Speed	L11
5	VREFB5N0	IO			DIFFIO RX R2n	DIFFOUT R2n	High Speed	N14
5	VREFB5N0	IO			DIFFIO RX R7p	DIFFOUT R7p	High Speed	K11
5	VREFB5N0	IO						M14
5	VREFB5N0	IO			DIFFIO RX R7n	DIFFOUT R7n	High Speed	K12
5	VREFB5N0	IO	VREFB5N0					L15
5	VREFB5N0	IO			DIFFIO RX R10p	DIFFOUT R10p	High Speed	J9
5	VREFB5N0	IO			DIFFIO RX R11p	DIFFOUT R11p	High Speed	K14
5	VREFB5N0	IO			DIFFIO RX R10n	DIFFOUT R10n	High Speed	J11
5	VREFB5N0	IO			DIFFIO RX R11n	DIFFOUT R11n	High Speed	J14
6	VREFB6N0	IO	CLK2p		DIFFIO RX R14p	DIFFOUT R14p	High Speed	J12
6	VREFB6N0	IO	CLK2n		DIFFIO RX R14n	DIFFOUT R14n	High Speed	H11
6	VREFB6N0	IO	CLK3p		DIFFIO RX R16p	DIFFOUT R16p	High Speed	H12
6	VREFB6N0	IO	CLK3n		DIFFIO RX R16n	DIFFOUT R16n	High Speed	H13
6	VREFB6N0	IO			DIFFIO RX R18p	DIFFOUT R18p	High Speed	J15
6	VREFB6N0	IO			DIFFIO RX R18n	DIFFOUT R18n	High Speed	G15
6	VREFB6N0	IO	DPCLK3		DIFFIO RX R26p	DIFFOUT R26p	High Speed	E15
6	VREFB6N0	IO	VREFB6N0					G11
6	VREFB6N0	IO	DPCLK2		DIFFIO RX R26n	DIFFOUT R26n	High Speed	G12
6	VREFB6N0	IO						E14
6	VREFB6N0	IO			DIFFIO RX R27p	DIFFOUT R27p	High Speed	F11
6	VREFB6N0	IO			DIFFIO RX R28p	DIFFOUT R28p	High Speed	C15
6	VREFB6N0	IO			DIFFIO RX R27n	DIFFOUT R27n	High Speed	F12
6	VREFB6N0	IO			DIFFIO RX R28n	DIFFOUT R28n	High Speed	C14
6	VREFB6N0	IO			DIFFIO RX R33p	DIFFOUT R33p	High Speed	E11
6	VREFB6N0	IO			DIFFIO RX R33n	DIFFOUT R33n	High Speed	D12
8	VREFB8N0	IO			DIFFIO RX T14p	DIFFOUT T14p	Low Speed	D11
8	VREFB8N0	IO			DIFFIO RX T15p	DIFFOUT T15p	Low Speed	B15
8	VREFB8N0	IO			DIFFIO RX T14n	DIFFOUT T14n	Low Speed	B10
8	VREFB8N0	IO			DIFFIO RX T15n	DIFFOUT T15n	Low Speed	B14
8	VREFB8N0	IO			DIFFIO RX T16p	DIFFOUT T16p	Low Speed	C8

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	M153
8	VREFB8N0	IO			DIFFIO_RX_T17p	DIFFOUT_T17p	Low_Speed	B13
8	VREFB8N0	IO		DEV_CLRn	DIFFIO_RX_T16n	DIFFOUT_T16n	Low_Speed	B8
8	VREFB8N0	IO			DIFFIO_RX_T17n	DIFFOUT_T17n	Low_Speed	A14
8	VREFB8N0	IO		DEV_OE	DIFFIO_RX_T18p	DIFFOUT_T18p	Low_Speed	E10
8	VREFB8N0	IO			DIFFIO_RX_T18n	DIFFOUT_T18n	Low_Speed	E9
8	VREFB8N0	IO	VREFB8N0					A13
8	VREFB8N0	IO		CONFIG_SEL				D8
8	VREFB8N0	IO			DIFFIO_RX_T19p	DIFFOUT_T19p	Low_Speed	B12
8	VREFB8N0	Input only		nCONFIG				E8
8	VREFB8N0	IO			DIFFIO_RX_T19n	DIFFOUT_T19n	Low_Speed	B11
8	VREFB8N0	IO			DIFFIO_RX_T20p	DIFFOUT_T20p	Low_Speed	B7
8	VREFB8N0	IO			DIFFIO_RX_T21p	DIFFOUT_T21p	Low_Speed	A9
8	VREFB8N0	IO			DIFFIO_RX_T20n	DIFFOUT_T20n	Low_Speed	B6
8	VREFB8N0	IO			DIFFIO_RX_T21n	DIFFOUT_T21n	Low_Speed	A11
8	VREFB8N0	IO			DIFFIO_RX_T22p	DIFFOUT_T22p	Low_Speed	D7
8	VREFB8N0	IO			DIFFIO_RX_T23p	DIFFOUT_T23p	Low_Speed	A7
8	VREFB8N0	IO		CRC_ERROR	DIFFIO_RX_T22n	DIFFOUT_T22n	Low_Speed	E7
8	VREFB8N0	IO			DIFFIO_RX_T23n	DIFFOUT_T23n	Low_Speed	A5
8	VREFB8N0	IO		nSTATUS	DIFFIO_RX_T24p	DIFFOUT_T24p	Low_Speed	D6
8	VREFB8N0	IO						B4
8	VREFB8N0	IO		CONF_DONE	DIFFIO_RX_T24n	DIFFOUT_T24n	Low_Speed	E6
8	VREFB8N0	IO			DIFFIO_RX_T26p	DIFFOUT_T26p	Low_Speed	A2
8	VREFB8N0	IO			DIFFIO_RX_T26n	DIFFOUT_T26n	Low_Speed	A3
		GND						R15
		GND						R1
		GND						M6
		GND						M2
		GND						M10
		GND						L12
		GND						J7
		GND						H8
		GND						H14
		GND						G9
		GND						G4
		GND						E5
		GND						E12
		GND						D9
		GND						D5
		GND						B2
		GND						A15
		GND						A1
		REFGND						E4
		VCCIO1A						F2
		VCCIO1B						H2
		VCCIO2						L2
		VCCIO3						P5
		VCCIO3						P11
		VCCIO3						P10
		VCCIO5						L14
		VCCIO6						G14
		VCCIO6						F14
		VCCIO8						B9
		VCCIO8						B5
		VCCIO8						B10
		VCCA1						N2
		VCCA2						D14
		VCCA3						B3
		VCCA4						P13
		VCC ONE						J8
		VCC ONE						H9
		VCC ONE						H7
		VCC ONE						G8
		ADC_VREF						F4
		ANAIN1						D4

Note:
(1) For more information about pin definition and pin connection guidelines, refer to the [MAX 10 FPGA Device Family Pin Connection Guidelines](#).

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	U169
1A	VREFB1N0	IO	ADC1IN1		DIFFIO RX L1n	DIFFOUT L1n	Low Speed	D1
1A	VREFB1N0	IO	ADC1IN2		DIFFIO RX L1p	DIFFOUT L1p	Low Speed	C2
1A	VREFB1N0	IO	ADC1IN3		DIFFIO RX L3n	DIFFOUT L3n	Low Speed	E3
1A	VREFB1N0	IO	ADC1IN4		DIFFIO RX L3p	DIFFOUT L3p	Low Speed	E4
1A	VREFB1N0	IO	ADC1IN5		DIFFIO RX L5n	DIFFOUT L5n	Low Speed	C1
1A	VREFB1N0	IO	ADC1IN6		DIFFIO RX L5p	DIFFOUT L5p	Low Speed	B1
1A	VREFB1N0	IO	ADC1IN7		DIFFIO RX L7n	DIFFOUT L7n	Low Speed	F1
1B	VREFB1N0	IO	ADC1IN8		DIFFIO RX L7p	DIFFOUT L7p	Low Speed	E1
1B	VREFB1N0	IO		JTAGEN				E5
1B	VREFB1N0	IO		TMS				G1
1B	VREFB1N0	IO	VREFB1N0		DIFFIO RX L11n	DIFFOUT L11n	Low Speed	H1
1B	VREFB1N0	IO		TCK				G2
1B	VREFB1N0	IO		TDI				F5
1B	VREFB1N0	IO		TDO				F6
1B	VREFB1N0	IO			DIFFIO RX L12n	DIFFOUT L12n	Low Speed	F4
1B	VREFB1N0	IO			DIFFIO RX L14n	DIFFOUT L14n	Low Speed	G4
1B	VREFB1N0	IO			DIFFIO RX L14p	DIFFOUT L14p	Low Speed	H2
1B	VREFB1N0	IO			DIFFIO RX L16n	DIFFOUT L16n	Low Speed	H3
2	VREFB2N0	IO	CLK0n		DIFFIO RX L18n	DIFFOUT L18n	High Speed	G5
2	VREFB2N0	IO			DIFFIO RX L18p	DIFFOUT L18p	High Speed	J1
2	VREFB2N0	IO	CLK0p		DIFFIO RX L19n	DIFFOUT L19n	High Speed	H6
2	VREFB2N0	IO			DIFFIO RX L19p	DIFFOUT L19p	High Speed	J2
2	VREFB2N0	IO	CLK1n		DIFFIO RX L20n	DIFFOUT L20n	High Speed	H5
2	VREFB2N0	IO			DIFFIO RX L21n	DIFFOUT L21n	High Speed	M1
2	VREFB2N0	IO	CLK1p		DIFFIO RX L20p	DIFFOUT L20p	High Speed	H4
2	VREFB2N0	IO			DIFFIO RX L21p	DIFFOUT L21p	High Speed	M2
2	VREFB2N0	IO	DPCLK0		DIFFIO RX L22n	DIFFOUT L22n	High Speed	N2
2	VREFB2N0	IO	VREFB2N0					N3
2	VREFB2N0	IO	DPCLK1		DIFFIO RX L22p	DIFFOUT L22p	High Speed	N3
2	VREFB2N0	IO			DIFFIO RX L27n	DIFFOUT L27n	High Speed	M3
2	VREFB2N0	IO	PLL L CLKOUTn		DIFFIO RX L28n	DIFFOUT L28n	High Speed	K1
2	VREFB2N0	IO			DIFFIO RX L27p	DIFFOUT L27p	High Speed	L3
2	VREFB2N0	IO	PLL L CLKOUTp		DIFFIO RX L28p	DIFFOUT L28p	High Speed	K2
3	VREFB3N0	IO			DIFFIO TX RX B1n	DIFFOUT B1n	High Speed	L5
3	VREFB3N0	IO			DIFFIO RX B2n	DIFFOUT B2n	High Speed	M4
3	VREFB3N0	IO			DIFFIO TX RX B1p	DIFFOUT B1p	High Speed	L4
3	VREFB3N0	IO			DIFFIO RX B2p	DIFFOUT B2p	High Speed	M5
3	VREFB3N0	IO			DIFFIO TX RX B3n	DIFFOUT B3n	High Speed	K5
3	VREFB3N0	IO			DIFFIO RX B4n	DIFFOUT B4n	High Speed	N4
3	VREFB3N0	IO			DIFFIO TX RX B3p	DIFFOUT B3p	High Speed	J5
3	VREFB3N0	IO			DIFFIO RX B4p	DIFFOUT B4p	High Speed	N5
3	VREFB3N0	IO			DIFFIO TX RX B5n	DIFFOUT B5n	High Speed	N6
3	VREFB3N0	IO			DIFFIO RX B6n	DIFFOUT B6n	High Speed	N7
3	VREFB3N0	IO			DIFFIO TX RX B5p	DIFFOUT B5p	High Speed	M7
3	VREFB3N0	IO			DIFFIO RX B6p	DIFFOUT B6p	High Speed	N8
3	VREFB3N0	IO			DIFFIO TX RX B7n	DIFFOUT B7n	High Speed	J6
3	VREFB3N0	IO			DIFFIO RX B8n	DIFFOUT B8n	High Speed	M8
3	VREFB3N0	IO			DIFFIO TX RX B7p	DIFFOUT B7p	High Speed	K6
3	VREFB3N0	IO			DIFFIO RX B8p	DIFFOUT B8p	High Speed	M9
3	VREFB3N0	IO			DIFFIO TX RX B9n	DIFFOUT B9n	High Speed	J7
3	VREFB3N0	IO	VREFB3N0					N11
3	VREFB3N0	IO			DIFFIO TX RX B9p	DIFFOUT B9p	High Speed	K7
3	VREFB3N0	IO						N12
3	VREFB3N0	IO			DIFFIO TX RX B10n	DIFFOUT B10n	High Speed	M13
3	VREFB3N0	IO			DIFFIO RX B11n	DIFFOUT B11n	High Speed	N10
3	VREFB3N0	IO			DIFFIO TX RX B10p	DIFFOUT B10p	High Speed	M12
3	VREFB3N0	IO			DIFFIO RX B11p	DIFFOUT B11p	High Speed	N9
3	VREFB3N0	IO			DIFFIO TX RX B12n	DIFFOUT B12n	High Speed	M11
3	VREFB3N0	IO			DIFFIO TX RX B12p	DIFFOUT B12p	High Speed	L11
3	VREFB3N0	IO			DIFFIO TX RX B14n	DIFFOUT B14n	High Speed	J8
3	VREFB3N0	IO			DIFFIO TX RX B14p	DIFFOUT B14p	High Speed	K8
3	VREFB3N0	IO			DIFFIO TX RX B16n	DIFFOUT B16n	High Speed	M10
3	VREFB3N0	IO			DIFFIO TX RX B16p	DIFFOUT B16p	High Speed	L10
5	VREFB5N0	IO			DIFFIO RX R1p	DIFFOUT R1p	High Speed	K10
5	VREFB5N0	IO			DIFFIO RX R2p	DIFFOUT R2p	High Speed	K11
5	VREFB5N0	IO			DIFFIO RX R1n	DIFFOUT R1n	High Speed	J10
5	VREFB5N0	IO			DIFFIO RX R2n	DIFFOUT R2n	High Speed	L12
5	VREFB5N0	IO			DIFFIO RX R7p	DIFFOUT R7p	High Speed	K12
5	VREFB5N0	IO						L13
5	VREFB5N0	IO			DIFFIO RX R7n	DIFFOUT R7n	High Speed	J12
5	VREFB5N0	IO	VREFB5N0					K13
5	VREFB5N0	IO			DIFFIO RX R8p	DIFFOUT R8p	High Speed	J9
5	VREFB5N0	IO			DIFFIO RX R9p	DIFFOUT R9p	High Speed	J13
5	VREFB5N0	IO			DIFFIO RX R8n	DIFFOUT R8n	High Speed	H10
5	VREFB5N0	IO			DIFFIO RX R9n	DIFFOUT R9n	High Speed	H13
5	VREFB5N0	IO			DIFFIO RX R10p	DIFFOUT R10p	High Speed	H9
5	VREFB5N0	IO			DIFFIO RX R11p	DIFFOUT R11p	High Speed	G13
5	VREFB5N0	IO			DIFFIO RX R10n	DIFFOUT R10n	High Speed	H8
5	VREFB5N0	IO			DIFFIO RX R11n	DIFFOUT R11n	High Speed	G12
6	VREFB6N0	IO	CLK2p		DIFFIO RX R14p	DIFFOUT R14p	High Speed	G9
6	VREFB6N0	IO	CLK2n		DIFFIO RX R14n	DIFFOUT R14n	High Speed	G10
6	VREFB6N0	IO	CLK3p		DIFFIO RX R16p	DIFFOUT R16p	High Speed	F13
6	VREFB6N0	IO	CLK3n		DIFFIO RX R16n	DIFFOUT R16n	High Speed	E13
6	VREFB6N0	IO			DIFFIO RX R18p	DIFFOUT R18p	High Speed	F12
6	VREFB6N0	IO			DIFFIO RX R18n	DIFFOUT R18n	High Speed	E12
6	VREFB6N0	IO	DPCLK3		DIFFIO RX R26p	DIFFOUT R26p	High Speed	F9
6	VREFB6N0	IO	VREFB6N0					D13
6	VREFB6N0	IO	DPCLK2		DIFFIO RX R26n	DIFFOUT R26n	High Speed	F10
6	VREFB6N0	IO			DIFFIO RX R27p	DIFFOUT R27p	High Speed	F8

Bank Number	VREF	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	U169
6	VREFB6N0	IO			DIFFIO RX R28p	DIFFOUT R28p	High Speed	B12
6	VREFB6N0	IO			DIFFIO RX R27n	DIFFOUT R27n	High Speed	E9
6	VREFB6N0	IO			DIFFIO RX R28n	DIFFOUT R28n	High Speed	B11
6	VREFB6N0	IO			DIFFIO RX R29p	DIFFOUT R29p	High Speed	C12
6	VREFB6N0	IO			DIFFIO RX R30p	DIFFOUT R30p	High Speed	B13
6	VREFB6N0	IO			DIFFIO RX R29n	DIFFOUT R29n	High Speed	C11
6	VREFB6N0	IO			DIFFIO RX R30n	DIFFOUT R30n	High Speed	A12
6	VREFB6N0	IO			DIFFIO RX R31p	DIFFOUT R31p	High Speed	E10
6	VREFB6N0	IO			DIFFIO RX R31n	DIFFOUT R31n	High Speed	D9
6	VREFB6N0	IO			DIFFIO RX R33p	DIFFOUT R33p	High Speed	D12
6	VREFB6N0	IO			DIFFIO RX R33n	DIFFOUT R33n	High Speed	D11
8	VREFB8N0	IO			DIFFIO RX T14p	DIFFOUT T14p	Low Speed	C10
8	VREFB8N0	IO			DIFFIO RX T15p	DIFFOUT T15p	Low Speed	A8
8	VREFB8N0	IO			DIFFIO RX T14n	DIFFOUT T14n	Low Speed	C9
8	VREFB8N0	IO			DIFFIO RX T15n	DIFFOUT T15n	Low Speed	A9
8	VREFB8N0	IO			DIFFIO RX T16p	DIFFOUT T16p	Low Speed	B10
8	VREFB8N0	IO			DIFFIO RX T17p	DIFFOUT T17p	Low Speed	A10
8	VREFB8N0	IO		DEV CLRn	DIFFIO RX T16n	DIFFOUT T16n	Low Speed	B9
8	VREFB8N0	IO			DIFFIO RX T17n	DIFFOUT T17n	Low Speed	A11
8	VREFB8N0	IO		DEV OE	DIFFIO RX T18p	DIFFOUT T18p	Low Speed	D8
8	VREFB8N0	IO			DIFFIO RX T18n	DIFFOUT T18n	Low Speed	E8
8	VREFB8N0	IO	VREFB8N0					B7
8	VREFB8N0	IO		CONFIG SEL				D7
8	VREFB8N0	IO			DIFFIO RX T19p	DIFFOUT T19p	Low Speed	A7
8	VREFB8N0	Input only		nCONFIG				E7
8	VREFB8N0	IO			DIFFIO RX T19n	DIFFOUT T19n	Low Speed	A6
8	VREFB8N0	IO			DIFFIO RX T20p	DIFFOUT T20p	Low Speed	B6
8	VREFB8N0	IO			DIFFIO RX T21p	DIFFOUT T21p	Low Speed	A4
8	VREFB8N0	IO			DIFFIO RX T20n	DIFFOUT T20n	Low Speed	B5
8	VREFB8N0	IO			DIFFIO RX T21n	DIFFOUT T21n	Low Speed	A3
8	VREFB8N0	IO			DIFFIO RX T22p	DIFFOUT T22p	Low Speed	E6
8	VREFB8N0	IO			DIFFIO RX T23p	DIFFOUT T23p	Low Speed	B3
8	VREFB8N0	IO		CRC ERROR	DIFFIO RX T22n	DIFFOUT T22n	Low Speed	D6
8	VREFB8N0	IO			DIFFIO RX T23n	DIFFOUT T23n	Low Speed	B4
8	VREFB8N0	IO		nSTATUS	DIFFIO RX T24p	DIFFOUT T24p	Low Speed	C4
8	VREFB8N0	IO						A5
8	VREFB8N0	IO		CONF_DONE	DIFFIO RX T24n	DIFFOUT T24n	Low Speed	C5
8	VREFB8N0	IO			DIFFIO RX T26p	DIFFOUT T26p	Low Speed	A2
8	VREFB8N0	IO			DIFFIO RX T26n	DIFFOUT T26n	Low Speed	B2
		GND						N13
		GND						N1
		GND						M6
		GND						L9
		GND						J4
		GND						H12
		GND						G7
		GND						F3
		GND						E11
		GND						D5
		GND						C3
		GND						B8
		GND						A13
		GND						A1
		REFGND						E2
		VCCIO1A						F2
		VCCIO1B						G3
		VCCIO2						K3
		VCCIO2						J3
		VCCIO3						L8
		VCCIO3						L7
		VCCIO3						L6
		VCCIO5						J11
		VCCIO5						H11
		VCCIO6						G11
		VCCIO6						F11
		VCCIO8						C8
		VCCIO8						C7
		VCCIO8						C6
		VCCA1						K4
		VCCA2						D10
		VCCA3						D4
		VCCA4						K9
		VCC ONE						H7
		VCC ONE						G8
		VCC ONE						G6
		VCC ONE						F7
		ADC VREF						D3
		ANAIN1						D2

Note:

(1) For more information about pin definition and pin connection guidelines, refer to the [MAX 10 FPGA Device Family Pin Connection Guidelines](#).

Date	Version	Changes Made
September 2014	2014.09.22	Initial release.
December 2014	2014.12.15	-Updated the BOOT_SEL pin name to CONFIG_SEL pin name. -Removed differential pair pins for non-differential function support.
May 2015	2015.05.08	Added note (2) to Pin List E144.
December 2016	2016.12.23	Removed I/O performance for single-ended pins.