



HB01-AAFM Table of Contents

- 1) AAFM Contents (this page)
- 2) AAFM Top Level
- 3) UL/UR Top
- 4) LL/LR Top
- 5) UL EAST/WEST Links
- 6) UL NORTH/SOUTH Links
- 7) UL Power/Control
- 8) UR EAST/WEST Links
- 9) UR NORTH/SOUTH Links
- 10) UR Power/Control
- 11) LL EAST/WEST Links
- 12) LL NORTH/SOUTH Links
- 13) LL Power/Control
- 14) LR EAST/WEST Links
- 15) LR NORTH/SOUTH Links
- 16) LR Power/Control
- 17) MAX II CPLD
- 18) AD9520 Clock Generator
- 19) FMC
- 20) Local Power
- 21) Current Sense
- 22) PROM & Misc

Rev.	Date	Rev. 1	Comments
1	7/19/11	E. Clark	Initial Release Major Rev. 1: Install Pull-Downs for CLK0_M2C_P/N, R12/13. Always install Pull-Up for CLK_DIR, R14. Remove Pull-Down for CLK_DIR, R15. Add Pull-Ups for FMC_CLK1_M2C_P/N, R306/307. Install Pull-Ups for XFMC_CLK_P/N, R53/60. Change PCB1 BWCFN HB00-AAFM -> HB01-AAFM. Install series resistor for XFMC_CLK_P/N - CLK0_M2C_P/N, R60/65. Updated FMC connections.
1.1	3/9/12	E. Clark	Connnect CPLD (TP19) to AD9520 SYNC_L pin (RWI-586)




Title: HB01-AAFM		
Page Contents: AAFM Contents		
Size: B	DWG NO	Revision: 1.1
Date: Friday, March 09, 2012	Sheet 1 of	22



Title: HB01-AAFM			
Page Contents: AAFM Top Level			
Size: B	DWG NO	Revision: 1.1	
Date: Friday, March 09, 2012	Sheet 2 of		22

NOTE: UL/LL WEST Link
Ports loop back to
themselves




Note that for marketing/doc purposes,
the following naming convention applies:


UL = NW (NorthWest)
UR = NE (NorthEast)
LL = SW (SouthWest)
LR = SE (SouthEast)

Inter-DSP Link Port Naming Convention:
AA_BB_CD_XXXX_Y

AA = Transmit DSP, UL | UR | LL | LR
BB = Receive DSP, UL | UR | LL | LR
C = Transmit Port, N | S | E | W
D = Receive Port, N | S | E | W
XXXX = Generic Signal Name, LCLK | DATA | WAIT | FRAME
Y = Polarity, P | N

			
Title: HB01-AAFM			
Page Contents: Anemone Top Level UL/UR			
Size:B	DWG NO		Revision: 1.1
Date: Friday, July 15, 2011	Sheet 3 of		22

NOTE: UL/LL WEST Link
Ports loop back to
themselves






Note that for marketing/doc purposes,
the following naming convention applies:

UL = NW (NorthWest)
UR = NE (NorthEast)
LL = SW (SouthWest)
LR = SE (SouthEast)


Inter-DSP Link Port Naming Convention:
AA_BB_CD_XXXX_Y

AA = Transmit DSP, UL | UR | LL | LR
BB = Receive DSP, UL | UR | LL | LR
C = Transmit Port, N | S | E | W
D = Receive Port, N | S | E | W
XXXX = Generic Signal Name, LCLK | DATA | WAIT | FRAME
Y = Polarity, P | N

Title: HB01-AAFM			
Page Contents: Anemone Top Level LL/LR			
Size: B	DWG NO		Revision: 1.1
Date: Friday, July 15, 2011	Sheet 4 of		22


[illegible][illegible][illegible][illegible][illegible][illegible]

DSP Link Ports NORTH/SOUTH





Place 100-ohm LVDS terminators close to DSP link receivers






			
Title: HB01-AAFM			
Page Contents: UL Anemone NORTH/SOUTH Link Ports			
Size: B	DWG NO		Revision: 1.1
Date: Friday, July 15, 2011	Sheet 6 of		22

DVDD = IO supply (2.5V)
VDD = Core supply (1.0V)
VSS = Common ground




Place one per pin




Place one per pin


DSP Power



DSP Control






Layout note on TP silkscreen that xx corresponds to UL, UR, LL, LR




Title: HB01-AAFM		
Page Contents: UL Anemone Power & Control		
Size: B	DWG NO	Revision: 1.1
Date: Friday, July 15, 2011	Sheet 7 of	22

DSP Link Ports EAST/WEST



Title: HB01-AAFM			
Page Contents: UR Anemone EAST/WEST Link Ports			
Size: B	DWG NO		Revision: 1.1
Date: Friday, July 15, 2011	Sheet 8 of		22

DSP Link Ports NORTH/SOUTH




Place 100-ohm LVDS terminators close to DSP link receivers





Title: HB01-AAFM		
Page Contents: UR Anemone NORTH/SOUTH Link Ports		
Size: B	DWG NO	Revision: 1.1
Date: Friday, July 15, 2011	Sheet 9 of	22


DVDD = IO supply (2.5V)
VDD = Core supply (1.0V)
VSS = Common ground




Place one per pin




Place one per pin




Place one per pin




DSP Power



DSP Control




Layout note on TP silkscreen that xx corresponds to UL, UR, LL, LR




Title: HB01-AAFM			
Page Contents: UR Anemone Power & Control			
Size: B	DWG NO	Revision: 1.1	
Date: Friday, July 15, 2011	Sheet 10 of		22

DSP Link Ports EAST/WEST




Place 100-ohm LVDS terminators close to DSP link receivers



Title: HB01-AAFM			
Page Contents: LL Anemone EAST/WEST Link Ports			
Size: B	DWG NO	Revision: 1.1	
Date: Friday, July 15, 2011	Sheet 11 of		22

DSP Link Ports NORTH/SOUTH








Place 100-ohm LVDS terminators close to DSP link receivers




		Title: HB01-AAFM	
		Page Contents: LL Anemone NORTH/SOUTH Link Ports	
Size: B	DWG NO	Revision: 1.1	
Date: Friday, July 15, 2011	Sheet 12 of	22	


DVDD = IO supply (2.5V)
VDD = Core supply (1.0V)
VSS = Common ground




DSP Power



DSP Control




Layout note on TP silkscreen that xx corresponds to UL, UR, LL, LR




Title: HB01-AAFM			
Page Contents: LL Anemone Power & Control			
Size: B	DWG NO	Revision: 1.1	
Date: Friday, July 15, 2011	Sheet 13 of		22

DSP Link Ports EAST/WEST



Place 100-ohm LVDS terminators close to DSP link receivers




Title: HB01-AAFM

Page Contents: LR Anemone EAST/WEST Link Ports

Size:B	DWG NO	Revision: 1.1
--------	--------	------------------

Date:	Friday, July 15, 2011	Sheet 14 of 22
-------	-----------------------	----------------

DSP Link Ports NORTH/SOUTH




Place 100-ohm LVDS terminators close to DSP link receivers





Title: HB01-AAFM			
Page Contents: LR Anemone NORTH/SOUTH Link Ports			
Size: B	DWG NO	Revision: 1.1	
Date: Friday, July 15, 2011	Sheet 15 of		22


DVDD = IO supply (2.5V)
VDD = Core supply (1.0V)
VSS = Common ground




Place one per pin




Place one per pin




Place one per pin




DSP Power




DSP Control



Layout note on TP silkscreen that xx corresponds to UL, UR, LL, LR




Title: HB01-AAFM			
Page Contents: LR Anemone Power & Control			
Size: B	DWG NO	Revision: 1.1	
Date: Friday, July 15, 2011	Sheet 16 of		22




1 GHz DSP Core Clock Generator

CLK_CPLD_CTRL [5:0]

REF_SEL: 0=OSC, 1=PMC
EEPROM: 1=Load EEPROM on pwr up
SP1 SP0 : 00=Fixed I2C address= 0b1011000
*2.0V AD9520 Vih, S3 & MaxII Voh (100uA) = 2.1V









Default LTC3616 Settings:
 RT/SYNC = SVIN: Internal 2.25MHz clock
 MODE = 1.7V: Forced Continuous Mode
 TRACK/SS = Track VADJ
 ITH = SVIN: Internal compensation w/AVP mode
 SLRM = GND: Max slew rate

DSP Core Power: 1V @ 6A Max.

NOTE: Follow PC Board Layout Checklist on page 24 of LTC3616 Datasheet

PGOOD_1V0



Default tracks VADJ, but internal/external SS possible with component changes




$$V_{out} = 0.6 * (1 + R1/R2) = 1.050V$$

R1/R2 node physically close to VFB pin

Place bulk caps at FMC connector




Place bulk caps 2 per side of Anemone quad for each supply



Title: HB01-AAFM		
Page Contents: Local Power		
Size: B	DWG NO	Revision: 1.1
Date: Friday, July 15, 2011	Sheet 20 of	22

Current Sense Amplifiers






Current sense resistors (2512s) should be across a split plane. Layout guidelines are in the ISL28006 data sheet.
TP voltage will "equal" current since
Sense Gain * Res = 20 * 0.05 = 1
(e.g. TP of 350mV means 350 mA)

Current sense resistors (2512s) should be across a split plane. Layout guidelines are in the ISL28006 data sheet.
TP voltage will "equal" 0.4 * current since
Sense Gain * Res = 20 * 0.02 = 0.4
(e.g. TP of 350mV means 875mA or 1mV = 2.5mA)




Title: HB01-AAFM		
Page Contents: DSP Core and VIO Current Sense		
Size: B	DWG NO	Revision: 1.1
Date: Friday, July 15, 2011	Sheet 21 of	22



Isolates signal and chassis GND

Minimum of 500Vdc and 1M ohm
Rule 3.20



Title: HB01-AAFM		
Page Contents: I2C PROM/Temp Sensor & Misc		
Size: B	DWG NO	Revision: 1.1
Date: Tuesday, July 19, 2011	Sheet 22 of	22