## Page List

	I ugc List						
Page	Content						
1	COVER PAGE						
2	ZYNQ BANK 0						
3	ZYNQ BANK 500						
4	ZYNQ BANK 501						
5	GIGE PORT						
6	USB PORTS						
7	ZYNQ BANK 502						
8	DDR3-256Mx32						
9	PL BANK 34 & 35						
10	ZYNQ PWR & GND						
11	DSP PROCESSOR 1-OF-3						
12	DSP PROCESSOR 2-OF-3						
13	DSP PROCESSOR 3-OF-3						
14	DSP eLINK CONNECTORS						
15	HDMI INTERFACE						
16	POWER MANAGEMENT						
17	RESET GENERATION						


This work is licensed under Creative Commons Attribution-Share Alike 3.0 Unprotected License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/ or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

This schematic is \*NOT SUPPORTED\* and DOES NOT constitute a reference design. Only \*community\* support is allowed via resources at forums.parallella.org.

THERE IS NO WARRANTY FOR THIS DESIGN, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN \*AS IS\* WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY OF PERFORMANCE OF THE DESIGN IS WITH YOU. SHOULD THE DESIGN PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION.


	Adapte	∕a, Inc.		
Title				
	parallel	la_gen1		
Size Document C	Number			Re

## **ZYNQ BANK0**





BANK 0 OPERATING VOLTAGE = 3.3V

## PROGRAMMABLE CLOCK GENERATOR



	Adapter	/a, Inc.		
Title				
	parallel	la_gen1		
Size	Document Number			Re
С				
Date:	Tuesday, July 02, 2013	Sheet	 of	 _






Adapteva, Inc


Title

parallella\_gen1

Size C Document Number Rev 1

Date: Tuesday, July 02, 2013 Sheet 4 of 17





**ZYNQ BANK 502** U2D XC7Z020-1CLG400C DDR\_A[14:0] 8 8 DDR\_DQ[31:0] **BANK** 502 PS\_DDR\_A14
PS\_DDR\_A13
PS\_DDR\_A15
PS\_DDR\_A10
PS\_DDR\_A10
PS\_DDR\_A9
PS\_DDR\_A9
PS\_DDR\_A7
PS\_DDR\_A7
PS\_DDR\_A7
PS\_DDR\_A6
PS\_DDR\_A7
PS\_DDR\_A6
PS\_DDR\_A3
PS\_DDR\_A3
PS\_DDR\_A3
PS\_DDR\_A3
PS\_DDR\_A3
PS\_DDR\_A3
PS\_DDR\_A2
PS\_DDR\_A1

PS\_DDR\_BA2
PS\_DDR\_BA1
PS\_DDR\_BA0
PS\_DDR\_BA0
PS\_DDR\_BA0
PS\_DDR\_BA0
PS\_DDR\_BA0
PS\_DDR\_BA0
PS\_DDR\_BA0
PS\_DDR\_BA2
PS\_DDR\_BA3

PS\_DDR\_DM3 PS\_DDR\_DM2 PS\_DDR\_DM1 PS\_DDR\_DM0 Y1 T1 F1 F1 A1

PS\_DDR\_DRST\_B B4

PS\_DDR\_VRN PS\_DDR\_VRP H5

PS\_DDR\_VREF0 PS\_DDR\_VREF1 P6

W5 PS\_DDR\_DQS\_P3 PS\_DDR\_DQS\_N3 R2 PS\_DDR\_DQS\_P2 PS\_DDR\_DQS\_N2 \_G2 \_F2 PS\_DDR\_DQS\_P1 \_PS\_DDR\_DQS\_N1

C2 PS\_DDR\_DQS\_P0 PS\_DDR\_DQS\_N0

A3 VCCO\_DDR\_1
D2 VCCO\_DDR\_2
E5 VCCO\_DDR\_3
G1 VCCO\_DDR\_5
H4 VCCO\_DDR\_5
1.3 VCCO\_DDR\_7
R5 VCCO\_DDR\_9
VCCO\_DDR\_10

8 DDR\_DQS\_P0 8 DDR\_DQS\_N0

1P35V

+ C70 + C71

PS\_DDR\_ODT N5 DDR3\_ODT R320 33

PS\_DDR\_WE\_B M5 DDR3 WE L R322 33

PS\_DDR\_CAS\_B P5 DDR3\_CAS\_L R323 WW 33

PS\_DDR\_CKE N3 DDR3\_CKE R325 WW 10 DDR\_CKE 8

R111<sub>WW</sub>4.75K

C82 C83

DDR\_RST\_L 8

R67 1K


1P35V

DDR\_ODT 8

DDR\_CS\_L 8


DDR\_WE\_L 8


DDR\_CAS\_L 8




DDR3 - 256M X 32 7 DDR\_DQ[31:0] \_\_\_ U20 MT41K256M32SLD-125:E 7 DDR\_A[14:0] DQ0 A4 DQ1 A2 DQ2 B4 DQ3 E2 DQ4 E4 DQ5 DQ6 DQ7 DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ21 DQ22 DQ23 DDR3\_256MX32 7 DDR\_ODT 7 DDR\_CS\_L 7 DDR\_RAS\_L G40 RAS\_L DQ24 DQ25 DQ26 DQ26 DQ27 DQ28 DQ28 DQ30 DQ31 7 DDR\_CAS\_L \_G3<sub>C</sub> CAS\_L 7 DDR\_WE\_L 1P35V C95 C96 R70 1K P10 DQS2 DQS2\_L VREFDQ J1 P3 DQS3 DQS3\_L 1P35V C97 4.7UF VDD1 A1 A12 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8 C98 4.7UF C99 4.7UF C100 0.47UF 7 DDR\_CKE VDD01 81
VDD01 81
VDD02 812
VDD03 C1
VDD04 C12
VDD05 D1
VDD06 D1
VDD07 E3
VDD08 E10
VDD01 M3
VDD01 M3
VDD01 M3
VDD01 M3
VDD01 M3
VDD01 P1
VDD01 R1
VDD01 R1
VDD01 R1
VDD01 R1
VDD01 R1
VDD01 R1
VDD01 R1 C101 0.47UF R115<sub>WW</sub>80.6 C102 0.47UF 7 DDR\_CLK\_N C103 0.47UF 7 DDR\_RST\_L \_\_\_\_ H10 RESET\_L C104 0.047UF C105 0.047UF C106 0.047UF C107 0.047UF C108 0.047UF C109 0.047UF C110 0.047UF C111 0.047UF C112 0.047UF V8801 V8802 V8803 V8804 V8804 V8804 V8801 V8901 C113 0.047UF Adapteva, Inc. parallella\_gen1

**BANKS 34 & 35** Enable 100-ohm internal termination on all LVDS inputs 15 HDMI\_D[23:8] U2F U2G XC7Z020-1CLG400C XC7Z020-1CLG400C BANK 34 VDD GPIO BANK 35 R20 <sub>WW</sub> 4.75K R19 IO\_0\_34 IO 25 34 IO\_25\_34 J15\_\_ RXO\_EA\_RD\_WAIT 11 15 GPIO11\_P -IO\_L1P\_T0\_34 IO\_L13P\_T2\_MRCC\_34 N18 PS\_I2C\_SCL 15 11 RXI\_EA\_DATA1\_P \_\_\_\_ RXI\_CCLK\_P 13 IO\_L13P\_T2\_MRCC\_35 H16 IO\_L13N\_T2\_MRCC\_34 P19 HDMI\_D19 15 GPIO11\_N \_\_\_\_ IO\_L1N\_T0\_34 11 RXI\_EA\_DATA1\_N \_\_\_\_ RXI\_CCLK\_N 13 IO\_L1N\_T0\_AD0N\_35 IO\_L13N\_T2\_MRCC\_35 \_T12 | IO\_L2P\_T0\_34 IO\_L14P\_T2\_SRCC\_34 N20\_ PROG\_IO 17 15 GPIO10\_P — 11 RXI\_EA\_DATA0\_P RXO\_EA\_WR\_WAIT\_P 11 \_U12\_ IO\_L2N\_T0\_34 IO\_L14N\_T2\_SRCC\_34 P20 15 GPIO10\_N — HDMI\_INT 15 11 RXI\_EA\_DATAO\_N \_\_\_\_ RXO\_EA\_WR\_WAIT\_N 11 IO\_L3P\_T0\_DQS\_PUDC\_B\_34 IO\_L15P\_T2\_DQS\_34 T20\_\_ 15 GPIO8\_P 🔷 11 RXI\_EA\_DATA4\_P RXI\_EA\_DATA5\_P 11 V13 IO\_L3N\_T0\_DQS\_34 IO\_L15N\_T2\_DQS\_34 U20\_\_\_ GPIO8 N 🔷 11 RXI\_EA\_DATA4\_N \_\_\_\_ RXI\_EA\_DATA5\_N 11 IO\_L3N\_T0\_DQS\_AD1N<u>I@5</u>L15N\_T2\_DQS\_AD12N\_35 V12 IO\_L4P\_T0\_34 IO\_L16P\_T2\_34 V20 GPIO9 P 11 RXI\_EA\_DATA2\_P RXI\_EA\_DATA6\_P 11 IO\_L4P\_T0\_35 IO\_L16P\_T2\_35 \_W13\_\_IO\_L4N\_T0\_34 IO\_L16N\_T2\_34 W20\_\_ GPIO9\_N < IO\_L16N\_T2\_35 G18 RXI\_EA\_DATA6\_N 11 11 RXI\_EA\_DATA2\_N \_\_\_\_ IO\_L4N\_T0\_35 IO\_L5P\_T0\_34 IO\_L17P\_T2\_34 Y18\_\_ GPIO5\_P 🔷 11 RXI\_EA\_DATA3\_P IO\_L5P\_T0\_AD9P\_35 IO\_L17P\_T2\_AD5P\_35 J20 TXO\_EA\_FRAME\_P 11 T15 IO\_L5N\_T0\_34 IO\_L17N\_T2\_34 GPIO5\_N IO\_L5N\_T0\_AD9N\_35 IO\_L17N\_T2\_AD5N\_35 TXO\_EA\_FRAME\_N 11 P14 IO\_L6P\_T0\_34 GPIO4\_P 🔷 IO\_L18P\_T2\_34 —— GPIO1\_P 15 11 RXI\_EA\_LCLK\_P \_\_\_\_ RXI\_EA\_DATA7\_P 11 IO\_L6P\_T0\_35 IO\_L18P\_T2\_AD13P\_35 \_\_R14\_\_ IO\_L6N\_T0\_VREF\_34 IO\_L18N\_T2\_34 W16\_ —— GPIO1\_N 15 11 RXI\_EA\_LCLK\_N \_\_\_\_ RXI\_EA\_DATA7\_N 11 IO\_L6N\_T0\_VREF\_35 IO\_L18N\_T2\_AD13N\_35 \_\_\_Y16\_\_IO\_L7P\_T1\_34 SPDIF \_\_\_ IO\_L19P\_T3\_34 R16 TURBO\_MODE 16,17 11 TXO\_EA\_DATA5\_P M19 RXI\_EA\_FRAME\_P 11 IO\_L7P\_T1\_AD2P\_35 IO\_L19P\_T3\_35 IO\_L19N\_T3\_VREF\_34 R17 R41 WW 22.1 \_\_Y17\_\_IO\_L7N\_T1\_34 15 HDMI\_DE \_\_\_\_ HDMI\_CLK 15 RXI\_EA\_FRAME\_N 11 O\_L7N\_T1\_AD2N\_35 IO\_L19N\_T3\_VREF\_35 G15\_\_ HDMI\_HSYNC 15 GPIO7\_P 🔷 W14 IO\_L8P\_T1\_34 IO\_L20P\_T3\_AD6P\_35 K14 TXI\_EA\_RD\_WAIT\_P 11 IO\_L8P\_T1\_AD10P\_35 Y14 IO\_L8N\_T1\_34 GPIO7\_N 🔷 IO\_L8N\_T1\_AD10N\_35 \_T16\_\_IO\_L9P\_T1\_DQS\_34 GPIO0\_P 🔷 HDMI\_VSYNC 15 L19 IO\_L9P\_T1\_DQS\_AD3P\_066\_L21P\_T3\_DQS\_AD14P\_35 N15 TXO\_EA\_DATA7\_P 11 11 TXO\_EA\_DATA4\_P \_\_\_\_ IO\_L21N\_T3\_DQS\_34 V18 HDMI\_D10 \_U17\_ IO\_L9N\_T1\_DQS\_34 GPIO0\_N 🔷 L20 IO\_L9N\_T1\_DQS\_AD3N<u>IO5</u>L21N\_T3\_DQS\_AD14N\_35 N16 11 TXO\_EA\_DATA4\_N \_\_\_\_ IO\_L22P\_T3\_34 W18 HDMI\_D9 V15 IO\_L10P\_T1\_34 VDD\_GPIO \_\_\_K19 | IO\_L10P\_T1\_AD11P\_35 IO\_L22P\_T3\_AD7P\_35 11 TXO\_EA\_DATAO\_P TXO\_EA\_DATA1\_P 11 \_W15\_\_IO\_L10N\_T1\_34 IO\_L22N\_T3\_34 W19 GPIO3\_N < R18 4.75K IO\_L22N\_T3\_AD7N\_35 L15\_\_\_ 11 TXO\_EA\_DATAO\_N TXO\_EA\_DATA1\_N 11 \_U14\_ IO\_L11P\_T1\_SRCC\_34 IO\_L23P\_T3\_34 \_L16\_ IO\_L11P\_T1\_SRCC\_35 IO\_L23P\_T3\_35 M14 TXO\_EA\_DATA3\_P 11 11 TXO\_EA\_DATA2\_P \_\_U15\_ IO\_L11N\_T1\_SRCC\_34 IO\_L23N\_T3\_34 P18 GPIO6\_N 🔷 \_\_L17\_\_ IO\_L11N\_T1\_SRCC\_35 IO\_L23N\_T3\_35 M15\_\_ 11 TXO EA DATA2 N TXO\_EA\_DATA3\_N 11 \_\_U18\_ IO\_L12P\_T1\_MRCC\_34 IO\_L24P\_T3\_34 → GPIO2 P 15 11 TXO\_EA\_LCLK\_P \_\_\_ \_\_\_U19\_\_IO\_L12N\_T1\_MRCC\_34 IO\_L24N\_T3\_34 P16 GPI02\_N 15 \_\_K18 | IO\_L12N\_T1\_MRCC\_35 | IO\_L24N\_T3\_AD15N\_35 | J16\_\_\_ TXI\_EA\_WR\_WAIT\_N 11 11 TXO\_EA\_LCLK\_N \_\_\_\_ VDD GPIO C126 C127 C128 C129 C130 C131 C132 C133 0.47UF 0.47UF 0.47UF 0.47UF 4.7UF 4.7UF 4.7UF 4.7UF . C134 C135 C136 C137 C138 C139 C140 C141 C142 0.47UF 0.47UF 0.47UF 4.7UF 4.7UF 4.7UF 4.7UF . C143 100uF Adapteva, Inc. parallella\_gen1







**DSP PROCESSOR 2-OF-3** U23C E16G301 100 Ohm Differential LVDS Signals 100 Ohm Differential LVDS Signals eLINK - NORTH TXO\_NO\_DATA\_P0 D12
TXO\_NO\_DATA\_N0 D11 TXO\_NO\_DATA0\_P 14
TXO\_NO\_DATA0\_N 14 A3 RXI\_NO\_DATA\_P0 RXI\_NO\_DATA\_N0 R233<sub>WW</sub> 100 R194<sub>MM</sub>100 TXO\_NO\_DATA\_P1 C13
TXO\_NO\_DATA\_N1 TXO\_NO\_DATA1\_P 14
TXO\_NO\_DATA1\_N 14 R232<sub>WW</sub> 100 R195<sub>MM</sub>100 TXO\_NO\_DATA\_P2 B14 TXO\_NO\_DATA\_N2 B13 TXO\_NO\_DATA2\_P 14
TXO\_NO\_DATA2\_N 14 R196 R231<sub>WW</sub> 100 TXO\_NO\_DATA3\_P 14
TXO\_NO\_DATA3\_N 14 R197<sub>MM</sub>100 R230<sub>WW</sub> 100 DNI TXO\_NO\_DATA\_P4
TXO\_NO\_DATA\_N4
D13 A5 RXI\_NO\_DATA\_P4 RXI\_NO\_DATA\_N4 TXO\_NO\_DATA4\_P 14
TXO\_NO\_DATA4\_N 14 14 RXI\_NO\_DATA4\_P
14 RXI\_NO\_DATA4\_N R198<sub>MM</sub>100 R229<sub>WM</sub> 100 TXO\_NO\_DATA5\_P 14
TXO\_NO\_DATA5\_N 14 14 RXI\_NO\_DATA5\_P 14 RXI\_NO\_DATA5\_N R199<sub>MM</sub>100 R228<sub>WW</sub>100 DNI C7 RXI\_NO\_DATA\_P6 RXI\_NO\_DATA\_N6 TXO\_NO\_DATA6\_P 14
TXO\_NO\_DATA6\_N 14 TXO\_NO\_DATA\_P6 B16 TXO\_NO\_DATA\_N6 B15 14 RXI\_NO\_DATA6\_P 14 RXI NO DATA6 N R227<sub>WW</sub> 100 R200<sub>MM</sub>100 TXO\_NO\_DATA\_P7 A16 TXO\_NO\_DATA7\_P 14
TXO\_NO\_DATA7\_N 14 D8 RXI\_NO\_DATA\_P7 RXI\_NO\_DATA\_N7 14 RXI\_NO\_DATA7\_P 14 RXI\_NO\_DATA7\_N R226<sub>WW</sub> 100 R243 WW 10K TXO\_NO\_FRAME\_P 14
TXO\_NO\_FRAME\_N 14 14 RXI\_NO\_FRAME\_P 14 RXI\_NO\_FRAME\_N TXO\_NO\_FRAME\_P D10
TXO\_NO\_FRAME\_N D9 R202 1P8VO R242 WW 10K TXO\_NO\_LCLK\_P 14
TXO\_NO\_LCLK\_N 14 R203<sub>AAA</sub>100 R206<sub>WW</sub>100 R241 \_\_\_\_\_\_10K B10 RXO\_NO\_RD\_WAIT\_P RXO\_NO\_RD\_WAIT\_N TXI\_NO\_RD\_WAIT\_P B12
TXI\_NO\_RD\_WAIT\_N OB11 R204<sub>WW</sub>100 R240 <sub>WW</sub> 10K R205<sub>MM</sub>100 U23D E16G301 100 Ohm Differential LVDS Signals 100 Ohm Differential LVDS Signals eLINK - SOUTH TXO\_SO\_DATA0\_P 14
TXO\_SO\_DATA0\_N 14 TXO\_SO\_DATA\_P0 R11
TXO\_SO\_DATA\_N0 R12 R207<sub>AAA</sub>100 U3 RXI\_SO\_DATA\_P1
U4C RXI\_SO\_DATA\_N1 TXO\_SO\_DATA1\_P 14
TXO\_SO\_DATA1\_N 14 14 RXI\_SO\_DATA1\_P 14 RXI\_SO\_DATA1\_N R208<sub>MM</sub>100 TXO\_SO\_DATA2\_P 14 TXO\_SO\_DATA2\_N 14 T4 RXI\_SO\_DATA\_P2
T50 RXI\_SO\_DATA\_N2 14 RXI\_SO\_DATA2\_P 14 RXI\_SO\_DATA2\_N R209<sub>MM</sub>100 TXO\_SO\_DATA3\_P 14 TXO\_SO\_DATA3\_N 14 RS RXI\_SO\_DATA\_P3 RXI\_SO\_DATA\_N3 14 RXI\_SO\_DATA3\_P 14 RXI\_SO\_DATA3\_N R210<sub>MM</sub>100 V4 RXI\_SO\_DATA\_P4
V5\_ RXI\_SO\_DATA\_N4 14 RXI\_SO\_DATA4\_P
14 RXI\_SO\_DATA4\_N TXO\_SO\_DATA\_P4 R13
TXO\_SO\_DATA\_N4 R14 R211<sub>MM</sub>100 TXO\_SO\_DATA5\_P 14 TXO\_SO\_DATA5\_N 14 U5 RXI\_SO\_DATA\_P5 RXI\_SO\_DATA\_N5 14 RXI\_SO\_DATA5\_P 14 RXI\_SO\_DATA5\_N TXO\_SO\_DATA\_P5 T15 R212<sub>MM</sub>100 TXO\_SO\_DATA6\_P 14 TXO\_SO\_DATA6\_N 14 14 RXI\_SO\_DATA6\_P 14 RXI\_SO\_DATA6\_N T6 RXI\_SO\_DATA\_P6 RXI\_SO\_DATA\_N6 TXO\_SO\_DATA\_P6 U15
TXO\_SO\_DATA\_N6 U16 R213<sub>AAA</sub>100 R7 RXI\_SO\_DATA\_P7 RXI\_SO\_DATA\_N7 14 RXI\_SO\_DATA7\_P 14 RXI\_SO\_DATA7\_N TXO\_SO\_DATA7\_P 14
TXO\_SO\_DATA7\_N 14 R214<sub>MM</sub>100 R246 \_\_\_\_\_\_\_10K R245 <sub>WW</sub> 10K TXO\_SO\_FRAME\_P TXO\_SO\_FRAME\_N R10 R236\_WW\_100 R215<sub>MM</sub>100 1P8VO R247 WW 10K R244 \_\_\_\_\_\_10K \_\_\_\_\_\_01P8V R216<sub>MM</sub>100 TXI\_SO\_RD\_WAIT\_P
TXI\_SO\_RD\_WAIT\_N U9 RXO\_SO\_RD\_WAIT\_P RXO\_SO\_RD\_WAIT\_N TXI\_SO\_RD\_WAIT\_P 14
TXI\_SO\_RD\_WAIT\_N 14 R234<sub>WW</sub> 100 R217<sub>AAA</sub>100 14 RXO\_SO\_WR\_WAIT\_P
14 RXO\_SO\_WR\_WAIT\_N T8 RXO\_SO\_WR\_WAIT\_P RXO\_SO\_WR\_WAIT\_N TXI\_SO\_WR\_WAIT\_P
TXI\_SO\_WR\_WAIT\_N R235<sub>WM</sub> 100 R218<sub>MM</sub>100 Adapteva, Inc. parallella\_gen1



## **DSP eLINK CONNECTORS**





Adapteva, Inc.

Title

parallella\_gen1

Size C Document Number Rev 1

Date: Tuesday, July 02, 2013 Sheet 14 of 17

