

FPGA

LAB #2

Ομάδα 6

Βλάχτος Βασίλειος 9794 vvlastos@ece.auth.gr

Κώστας Ανδρόνικος 9754 akostasp@ece.auth.gr

Source Code you can find [here](#)

i)

Kernel	Enqueues	Total Time (ms)	Min Time (ms)	Avg Time (ms)	Max Time (ms)
 vadd	1	0.020	0.020	0.020	0.020

ii)

Compute Unit	Device	Number of Transfers	Avg Bytes per Transfer	Transfer Efficiency (%)	Total Data Transfer (MB)	Total Write (MB)	Total Read (MB)	Total Transfer Rate (MB/s)
 vadd_1	xilinx_u200_gen3x16_xdma_2_202110_1-0	3	1024.000	25.000	0.003	0.001	0.002	9216.000

iii)

◀ Data Transfer: Host from/to Global Memory ▶

Context: Number of Devices	Transfer Type	Number of Buffer Transfers	Transfer Rate (MB/s)	Avg Bandwidth Utilization (%)	Avg Size (KB)	Total Time (ms)	Avg Time (ms)
context0:1	READ	1	0.047	N/A	1.024	N/A	N/A
context0:1	WRITE	1	0.040	N/A	2.048	N/A	N/A