The ARM Cortex-M4 Processor Architecture



Module Syllabus

- ARM Architectures and Processors
 - What is ARM Architecture
 - ARM Processor Families
 - ARM Cortex-M Series
 - Cortex-M4 Processor
 - ARM Processor vs. ARM Architectures
- ARM Cortex-M4 Processor
 - Cortex-M4 Processor Overview
 - Cortex-M4 Block Diagram
 - Cortex-M4 Registers



ARM ARCHITECTURES AND PROCESSORS



What is ARM Architecture

- ARM architecture is a family of RISC-based processor architectures
 - Well-known for its power efficiency;
 - Hence widely used in mobile devices, such as smartphones and tablets
 - Designed and licensed to a wide eco-system by ARM
- ARM Holdings
 - The company designs ARM-based processors;
 - Does not manufacture, but licenses designs to semiconductor partners who add their own Intellectual Property
 (IP) on top of ARM's IP, fabricate and sell to customers;
 - Also offer other IP apart from processors, such as physical IPs, interconnect IPs, graphics cores, and development tools.





ARM Processor Families

- Cortex-A series (Application)
 - High performance processors capable of full Operating System (OS) support;
 - Applications include smartphones, digital TV, smart books, home gateways etc.
- Cortex-R series (Real-time)
 - High performance for real-time applications;
 - High reliability
 - Applications include automotive braking system, powertrains etc.
- Cortex-M series (Microcontroller)
 - Cost-sensitive solutions for deterministic microcontroller applications;
 - Applications include microcontrollers, mixed signal devices, smart sensors, automotive body electronics and airbags;
- SecurCore series
 - High security applications.
- Previous classic processors
 - Include ARM7, ARM9, ARM11 families

Cortex-A57 Cortex-A53	
Cortex-A15 Cortex-A9 Cortex-A8 Cortex-A7 Cortex-A5	Cortex-A
Cortex-R7 Cortex-R5 Cortex-R4	Cortex-R
Cortex-M4 Cortex-M3 Cortex-M1 Cortex-M0+ Cortex-M0	Cortex-M
SC000 SC100 SC300	SecurCore
ARM11 ARM9 ARM7	Classic






Design an ARM-based SoC

Licensable IPs

- Select a set of IP cores from ARM and/or other third-party IP vendors
- Integrate IP cores into a single chip design
- Give design to semiconductor foundries for chip fabrication





ARM Cortex-M Series

- Cortex-M series: Cortex-M0, M0+, M1, M3, M4.
- Energy-efficiency
 - Lower energy cost, longer battery life
- Smaller code
 - Lower silicon costs
- Ease of use
 - Faster software development and reuse
- Embedded applications
 - Smart metering, human interface devices, automotive and industrial control systems, white goods, consumer products and medical instrumentation














ARM Processors vs. ARM Architectures

- ARM architecture
 - Describes the details of instruction set, programmer's model, exception model, and memory map
 - Documented in the Architecture Reference Manual
- ARM processor
 - Developed using one of the ARM architectures
 - More implementation details, such as timing information
 - Documented in processor's Technical Reference Manual





ARM Cortex-M Series Family

Processor	ARM Architecture	Core Architecture	Thumb®	Thumb®-2	Hardware Multiply	Hardware Divide	Saturated Math	DSP Extensions	Floating Point
Cortex-M0	ARMv6-M	Von Neumann	Most	Subset	I or 32 cycle	No	No	Software	No
Cortex-M0+	ARMv6-M	Von Neumann	Most	Subset	I or 32 cycle	No	No	Software	No
Cortex-MI	ARMv6-M	Von Neumann	Most	Subset	3 or 33 cycle	No	No	Software	No
Cortex-M3	ARMv7-M	Harvard	Entire	Entire	l cycle	Yes	Yes	Software	No
Cortex-M4	ARMv7E-M	Harvard	Entire	Entire	l cycle	Yes	Yes	Hardware	Optional



ARM CORTEX-M4 PROCESSOR OVERVIEW



Cortex-M4 Processor Overview

- Cortex-M4 Processor
 - Introduced in 2010
 - Designed with a large variety of highly efficient signal processing features
 - Features extended single-cycle multiply accumulate instructions, optimized SIMD arithmetic, saturating arithmetic and an optional Floating Point Unit.
- High Performance Efficiency
 - I.25 DMIPS/MHz (Dhrystone Million Instructions Per Second / MHz) at the order of μWatts / MHz
- Low Power Consumption
 - Longer battery life especially critical in mobile products
- Enhanced Determinism
 - The critical tasks and interrupt routines can be served quickly in a known number of cycles



Cortex-M4 Processor Features

- 32-bit Reduced Instruction Set Computing (RISC) processor
- Harvard architecture
 - Separated data bus and instruction bus
- Instruction set
 - Include the entire Thumb®-I (16-bit) and Thumb®-2 (16/32-bit) instruction sets
- 3-stage + branch speculation pipeline
- Performance efficiency
 - I.25 I.95 DMIPS/MHz (Dhrystone Million Instructions Per Second / MHz)
- Supported Interrupts
 - Non-maskable Interrupt (NMI) + I to 240 physical interrupts
 - 8 to 256 interrupt priority levels



Cortex-M4 Processor Features

- Supports Sleep Modes
 - Up to 240 Wake-up Interrupts
 - Integrated WFI (Wait For Interrupt) and WFE (Wait For Event) Instructions and Sleep On Exit capability (to be covered in more detail later)
 - Sleep & Deep Sleep Signals
 - Optional Retention Mode with ARM Power Management Kit
- Enhanced Instructions
 - Hardware Divide (2-12 Cycles)
 - Single-Cycle 16, 32-bit MAC, Single-cycle dual 16-bit MAC
 - 8, 16-bit SIMD arithmetic
- Debug
 - Optional JTAG & Serial-Wire Debug (SWD) Ports
 - Up to 8 Breakpoints and 4 Watchpoints
- Memory Protection Unit (MPU)
 - Optional 8 region MPU with sub regions and background region




Cortex-M4 Processor Features

- Cortex-M4 processor is designed to meet the challenges of low dynamic power constraints while retaining light footprints
 - 180 nm ultra low power process −157 µW/MHz
 - 90 nm low power process 33 μW/MHz
 - 40 nm G process 8 μW/MHz

ARM Cortex-M4 Implementation Data									
Process	180ULL (7-track, typical 1.8v, 25C)	90LP (7-track, typical 1.2v, 25C)	40G 9-track, typical 0.9v, 25C)						
Dynamic Power	157 μW/MHz	33 μW/MHz	8 μW/MHz						
Floorplanned Area	0.56 mm ²	0.17 mm ²	0.04 mm ²						








Processor core

- Contains internal registers, the ALU, data path, and some control logic
- Registers include sixteen 32-bit registers for both general and special usage
- Processor pipeline stages
 - Three-stage pipeline: fetch, decode, and execution
 - Some instructions may take multiple cycles to execute, in which case the pipeline will be stalled
 - The pipeline will be flushed if a branch instruction is executed
 - Up to two instructions can be fetched in one transfer (16-bit instructions)





- Nested Vectored Interrupt Controller (NVIC)
 - Up to 240 interrupt request signals and a non-maskable interrupt (NMI)
 - Automatically handles nested interrupts, such as comparing priorities between interrupt requests and the current priority level
- Wakeup Interrupt Controller (WIC)
 - For low-power applications, the microcontroller can enter sleep mode by shutting down most of the components.
 - When an interrupt request is detected, the WIC can inform the power management unit to power up the system.
- Memory Protection Unit (optional)
 - Used to protect memory content, e.g. make some memory regions read-only or preventing user applications from accessing privileged application data



Bus interconnect

- Allows data transfer to take place on different buses simultaneously
- Provides data transfer management, e.g. a write buffer, bit-oriented operations (bit-band)
- May include bus bridges (e.g. AHB-to-APB bus bridge) to connect different buses into a network using a single global memory space
- Includes the internal bus system, the data path in the processor core, and the AHB LITE interface unit

Debug subsystem

- Handles debug control, program breakpoints, and data watchpoints
- When a debug event occurs, it can put the processor core in a halted state, where developers can analyse the status of the processor at that point, such as register values and flags



ARM CORTEX-M4 PROCESSOR REGISTERS




Processor registers

- The internal registers are used to store and process temporary data within the processor core
- All registers are inside the processor core, hence they can be accessed quickly
- Load-store architecture
 - To process memory data, they have to be first loaded from memory to registers, processed inside the processor core using register data only, and then written back to memory if needed


- Register bank
 - Sixteen 32-bit registers (thirteen are used for general-purpose);
- Special registers








- R0 − R12: general purpose registers
 - Low registers (R0 R7) can be accessed by any instruction
 - High registers (R8 R12) sometimes cannot be accessed e.g. by some Thumb (16-bit) instructions
- R13: Stack Pointer (SP)
 - Records the current address of the stack
 - Used for saving the context of a program while switching between tasks
 - Cortex-M4 has two SPs: Main SP, used in applications that require privileged access e.g. OS kernel, and exception handlers, and Process SP, used in base-level application code (when not running an exception handler)
- Program Counter (PC)
 - Records the address of the current instruction code
 - Automatically incremented by 4 at each operation (for 32-bit instruction code), except branching operations
 - A branching operation, such as function calls, will change the PC to a specific address, meanwhile
 it saves the current PC to the Link Register (LR)






- R14: Link Register (LR)
 - The LR is used to store the return address of a subroutine or a function call
 - The program counter (PC) will load the value from LR after a function is finished








Return from a subroutine to the main program



- xPSR, combined Program Status Register
 - Provides information about program execution and ALU flags
 - Application PSR (APSR)
 - Interrupt PSR (IPSR)
 - Execution PSR (EPSR)





APSR

- N: negative flag set to one if the result from ALU is negative
- Z: zero flag set to one if the result from ALU is zero
- C: carry flag set to one if an unsigned overflow occurs
- V: overflow flag set to one if a signed overflow occurs
- Q: sticky saturation flag set to one if saturation has occurred in saturating arithmetic instructions, or overflow has occurred
 in certain multiply instructions

IPSR

ISR number – current executing interrupt service routine number

EPSR


- T:Thumb state always one since Cortex-M4 only supports the Thumb state (more on processor states in the next module)
- IC/IT: Interrupt-Continuable Instruction (ICI) bit, IF-THEN instruction status bit



Interrupt mask registers

- I-bit PRIMASK
 - Set to one will block all the interrupts apart from nonmaskable interrupt (NMI) and the hard fault exception
- I-bit FAULTMASK
 - Set to one will block all the interrupts apart from NMI
- I-bit BASEPRI
 - Set to one will block all interrupts of the same or lower level (only allow for interrupts with higher priorities)
- CONTROL: special register
 - I-bit stack definition
 - Set to one: use the process stack pointer (PSP)
 - Clear to zero: use the main stack pointer (MSP)







Useful Resources

Architecture Reference Manual:

http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0403c/index.html

Cortex-M4 Technical Reference Manual:

http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439d/DDI0439D_cortex_m4_processor_r0pI_trm.pdf

Cortex-M4 Devices Generic User Guide:

http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/DUI0553A_cortex_m4_dgug.pdf



Module Syllabus

- Cortex-M4 Memory Map
 - Cortex-M4 Memory Map
 - Bit-band Operations
 - Cortex-M4 Program Image and Endianness
- ARM Cortex-M4 Processor Instruction Set
 - ARM and Thumb Instruction Set
 - Cortex-M4 Instruction Set



ARM CORTEX-M4 PROCESSOR MEMORY MAP



- The Cortex-M4 processor has 4 GB of memory address space
 - Support for bit-band operation (detailed later)

- The 4GB memory space is architecturally defined as a number of regions
 - Each region is given for recommended usage
 - Easy for software programmer to port between different devices

 Nevertheless, despite of the default memory map, the actual usage of the memory map can also be flexibly defined by the user, except some fixed memory addresses, such as internal private peripheral bus



0×FFFFFFF Vendor specific ROM table Reserved for other purposes Memory 0×E0100000 512MB Private peripherals 0×E00FFFFF External PPB Private Peripheral Bus External PPB e.g. NVIC, SCS (PPB) b×E0000000 0xDFFFFFF Embedded trace macrocell Mainly used for external peripherals Trace port interface unit External device IGB e.g. SD card Reserved 0×A0000000 System Control Space, including 0x9FFFFFF Nested Vectored Interrupt Mainly used for external memories External RAM IGB Controller (NVIC) e.g. external DDR, FLASH, LCD Internal PPB Reserved 0x60000000 0×5FFFFFFF Mainly used for on-chip peripherals Fetch patch and breakpoint unit **Peripherals** 512MB e.g. AHB, APB peripherals Data watchpoint and trace unit 0×40000000 0x3FFFFFF Mainly used for data memory **SRAM** Instrumentation trace macrocell 512MB e.g. on-chip SRAM, SDRAM 0×20000000 0×1FFFFFFF Mainly used for program code Code 512MB e.g. on-chip FLASH

0x00000000



Code Region

- Primarily used to store program code
- Can also be used for data memory
- On-chip memory, such as on-chip FLASH

SRAM Region

- Primarily used to store data, such as heaps and stacks
- Can also be used for program code
- On-chip memory; despite its name "SRAM", the actual device could be SRAM, SDRAM or other types

Peripheral Region


- Primarily used for peripherals, such as Advanced High-performance Bus (AHB) or Advanced Peripheral Bus (APB) peripherals
- On-chip peripherals



- External RAM Region
 - Primarily used to store large data blocks, or memory caches
 - Off-chip memory, slower than on-chip SRAM region
- External Device Region
 - Primarily used to map to external devices
 - Off-chip devices, such as SD card
- Internal Private Peripheral Bus (PPB)
 - Used inside the processor core for internal control
 - Within PPB, a special range of memory is defined as System Control Space (SCS)
 - The Nested Vectored Interrupt Controller (NVIC) is part of SCS



Cortex-M4 Memory Map Example





Bit-band Operations

- Bit-band operation allows a single load/store operation to access a single bit in the memory, for example, to change a single bit of one 32-bit data:
 - Normal operation without bit-band (read-modify-write)
 - Read the value of 32-bit data
 - Modify a single bit of the 32-bit value (keep other bits unchanged)
 - Write the value back to the address
 - Bit-band operation
 - Directly write a single bit (0 or 1) to the "bit-band alias address" of the data
- Bit-band alias address
 - Each bit-band alias address is mapped to a real data address
 - When writing to the bit-band alias address, only a single bit of the data will be changed



Bit-band Operation Example

• For example, in order to set bit[3] in word data in address 0x20000000:

```
;Read-Modify-Write Operation

LDR R1, =0x200000000 ;Setup address

LDR R0, [R1] ;Read

ORR.W R0, #0x8 ;Modify bit

STR R0, [R1] ;Write back
```

```
;Bit-band Operation

LDR R1, =0x2200000C ;Setup address

MOV R0, #1 ;Load data


STR R0, [R1] ;Write
```

- Read-Modify-Write operation
 - Read the real data address (0x2000000)
 - Modify the desired bit (retain other bits unchanged)
 - Write the modified data back
- Bit-band operation
 - Directly set the bit by writing 'I' to address 0x2200000C, which is the alias address of the fourth bit of the 32-bit data at 0x20000000
 - In effect, this single instruction is mapped to 2 bus transfers: read data from 0×20000000 to the buffer, and then write to 0×20000000 from the buffer with bit [3] set



Bit-band Alias Address


- Each bit of the 32-bit data is one-to-one mapped to the bit-band alias address
 - For example, the fourth bit (bit [3]) of the data at 0×20000000 is mapped to the bit-band alias address at 0×22000000
 - Hence, to set bit [3] of the data at 0x20000000, we only need to write 'I' to address 0x2200000C
 - In Cortex-M4, there are two pre-defined bit-band alias regions: one for SRAM region, and one for peripherals region





Bit-band Alias Address


- SRAM region
 - 32MB memory space (0x22000000 0x23FFFFFF) is used as the bit-band alias region for IMB data (0x20000000 – 0x200FFFFF)
- Peripherals region
 - 32MB memory space (0x42000000 0x43FFFFFF) is used as the bit-band alias region for IMB data (0x40000000 – 0x400FFFFF)





Benefits of Bit-Band Operations


- Faster bit operations
- Fewer instructions
- Atomic operation, avoid hazards
 - For example, if an interrupt is triggered and served during the Read-Modify-Write operations, and the interrupt service routine modifies the same data, a data conflict will occur





Cortex-M4 Program Image


- The program image in Cortex-M4 contains
 - Vector table -- includes the starting addresses of exceptions (vectors) and the value of the main stack point (MSP);
 - C start-up routine;
 - Program code application code and data;
 - C library code program codes for C library functions.





Cortex-M4 Program Image


- After Reset, the processor:
 - First reads the initial MSP value;
 - Then reads the reset vector;
 - Branches to the start of the programme execution address (reset handler);
 - Subsequently executes program instructions





Cortex-M4 Endianness

- Endian refers to the order of bytes stored in memory
 - Big endian: lowest byte of a word-size data is stored in bit 0 to bit 7
 - Big endian: lowest byte of a word-size data is stored in bit 24 to bit 31
- Cortex-M4 supports both little endian and big endian
- However, Endianness only exists in the hardware level



Little endian 32-bit memory

Big endian 32-bit memory



ARM CORTEX-M4 PROCESSOR INSTRUCTION SET



ARM and Thumb® Instruction Set

Early ARM instruction set

- 32-bit instruction set, called the ARM instructions
- Powerful and good performance
- Larger program memory compared to 8-bit and 16-bit processors
- Larger power consumption


Thumb-I instruction set

- 16-bit instruction set, first used in ARM7TDMI processor in 1995
- Provides a subset of the ARM instructions, giving better code density compared to 32-bit RISC architecture
- Code size is reduced by ~30%, but performance is also reduced by ~20%



ARM and Thumb Instruction Set

- Mix of ARM and Thumb-I Instruction sets
 - Benefit from both 32-bit ARM (high performance) and 16-bit Thumb-1 (high code density)
 - A multiplexer is used to switch between two states: ARM state (32-bit) and Thumb state (16-bit), which
 requires a switching overhead



- Thumb-2 instruction set
 - Consists of both 32-bit Thumb instructions and original 16-bit Thumb-1 instruction sets
 - Compared to 32-bit ARM instructions set, code size is reduced by \sim 26%, while keeping a similar performance
 - Capable of handling all processing requirements in one operation state



- Cortex-M4 processor
 - ARMv7-M architecture
 - Supports 32-bit Thumb-2 instructions
 - Possible to handle all processing requirements in one operation state (Thumb state)
 - Compared with traditional ARM processors (use state switching), advantages include:
 - No state switching overhead both execution time and instruction space are saved
 - No need to separate ARM code and Thumb code source files, which makes the development and maintenance
 of software easier
 - Easier to get optimised efficiency and performance



ARM assembly syntax:

label

```
mnemonic operand I, operand 2, ... ; Comments
```

- Label is used as a reference to an address location;
- Mnemonic is the name of the instruction;
- Operand I is the destination of the operation;
- Operand2 is normally the source of the operation;
- Comments are written after ";", which does not affect the program;
- For example

```
MOVS R3, \#0xII ;Set register R3 to 0xII
```

 Note that the assembly code can be assembled by either ARM assembler (armasm) or assembly tools from a variety of vendors (e.g. GNU tool chain). When using GNU tool chain, the syntax for labels and comments is slightly different



Mnemonic	Operands	Brief description	Flags
ADC,ADCS	{Rd,} Rn, Op2	Add with Carry	N,Z,C,V
ADD,ADDS	{Rd,} Rn, Op2	Add	N,Z,C,V
ADD,ADDW	{Rd,} Rn,#imm12	Add	N,Z,C,V
ADR	Rd, label	Load PC-relative Address	
AND, ANDS	{Rd,} Rn, Op2	Logical AND	N,Z,C
ASR,ASRS	Rd, Rm, <rs #n></rs #n>	Arithmetic Shift Right	N,Z,C
В	label	Branch	
BFC	Rd, #lsb, #width	Bit Field Clear	
BFI	Rd, Rn, #Isb, #width	Bit Field Insert	
BIC, BICS	{Rd,} Rn, Op2	Bit Clear	N,Z,C
BKPT	#imm	Breakpoint	
BL	label	Branch with Link	
BLX	Rm	Branch indirect with Link	
BX	Rm	Branch indirect	



Mnemonic	Operands	Brief description	Flags
CBNZ	Rn, label	Compare and Branch if Non Zero	
CBZ	Rn, label	Compare and Branch if Zero	
CLREX		Clear Exclusive	
CLZ	Rd, Rm	Count Leading Zeros	
CMN	Rn, Op2	Compare Negative	N,Z,C,V
CMP	Rn, Op2	Compare	N,Z,C,V
CPSID	i	Change Processor State, Disable Interrupts	
CPSIE	i	Change Processor State, Enable Interrupts	
DMB		Data Memory Barrier	
DSB		Data Synchronization Barrier	
EOR, EORS	{Rd,} Rn, Op2	Exclusive OR	N,Z,C
ISB	-	Instruction Synchronization Barrier	



Mnemonic	Operands	Brief description	Flags
IT		If-Then condition block	
LDM	Rn{!}, reglist	Load Multiple registers, increment after	
LDMDB, LDMEA	Rn{!}, reglist	Load Multiple registers, decrement before	
LDMFD, LDMIA	Rn{!}, reglist	Load Multiple registers, increment after	
LDR	Rt, [Rn, #offset]	Load Register with word	
LDRB, LDRBT	Rt, [Rn, #offset]	Load Register with byte	
LDRD	Rt, Rt2, [Rn, #offset]	Load Register with two bytes	
LDREX	Rt, [Rn, #offset]	Load Register Exclusive	
LDREXB	Rt, [Rn]	Load Register Exclusive with Byte	
LDREXH	Rt, [Rn]	Load Register Exclusive with Halfword	
LDRH, LDRHT	Rt, [Rn, #offset]	Load Register with Halfword	



Mnemonic	Operands	Brief description	Flags
LDRSB, LDRSBT	Rt, [Rn, #offset]	Load Register with Signed Byte	
LDRSH, LDRSHT	Rt, [Rn, #offset]	Load Register with Signed Halfword	
LDRT	Rt, [Rn, #offset]	Load Register with word	
LSL, LSLS	Rd, Rm, <rs #n></rs #n>	Logical Shift Left	N,Z,C
LSR, LSRS	Rd, Rm, <rs #n></rs #n>	Logical Shift Right	N,Z,C
MLA	Rd, Rn, Rm, Ra	Multiply with Accumulate, 32-bit result	
MLS	Rd, Rn, Rm, Ra	Multiply and Subtract, 32-bit result	
MOV, MOVS	Rd, Op2	Move	N,Z,C
MOVT	Rd,#imm16	Move Top	
MOVW, MOV	Rd,#imm16	Move 16-bit constant	N,Z,C
MRS	Rd, spec_reg	Move from Special Register to general register	
MSR	spec_reg, Rm	Move from general register to Special Register	N,Z,C,V



Mnemonic	Operands	Brief description	Flags
MUL, MULS	{Rd,} Rn, Rm	Multiply, 32-bit result	N,Z
MVN, MVNS	Rd, Op2	Move NOT	N,Z,C
NOP		No Operation	
ORN, ORNS	{Rd,} Rn, Op2	Logical OR NOT	N,Z,C
ORR, ORRS	{Rd,} Rn, Op2	Logical OR	N,Z,C
РКНТВ, РКНВТ	{Rd, } Rn, Rm, Op2	Pack Halfword	
POP	reglist	Pop registers from stack	
PUSH	reglist	Push registers onto stack	
QADD	{Rd, } Rn, Rm	Saturating double and Add	Q
QADD16	{Rd, } Rn, Rm	Saturating Add 16	
QADD8	{Rd, } Rn, Rm	Saturating Add 8	



Mnemonic	Operands	Brief description	Flags
QASX	{Rd, } Rn, Rm	Saturating Add and Subtract with Exchange	
QDADD	{Rd, } Rn, Rm	Saturating Add	Q
QDSUB	{Rd, } Rn, Rm	Saturating double and Subtract	Q
QSAX	{Rd, } Rn, Rm	Saturating Subtract and Add with Exchange	
QSUB	{Rd, } Rn, Rm	Saturating Subtract	Q
QSUB16	{Rd, } Rn, Rm	Saturating Subtract 16	
QSUB8	{Rd,} Rn,Rm	Saturating Subtract 8	
RBIT	Rd, Rn	Reverse Bits	
REV	Rd, Rn	Reverse byte order in a word	
REV16	Rd, Rn	Reverse byte order in each halfword	
REVSH	Rd, Rn	Reverse byte order in bottom halfword and sign extend	
ROR, RORS	Rd, Rm, <rs #n></rs #n>	Rotate Right	N,Z,C



Mnemonic	Operands	Brief description	Flags
RRX, RRXS	Rd, Rm	Rotate Right with Extend	N,Z,C
RSB, RSBS	{Rd,} Rn, Op2	Reverse Subtract	N,Z,C,V
SADD16	{Rd, } Rn, Rm	Signed Add 16	GE
SADD8	{Rd, } Rn, Rm	Signed Add 8	GE
SASX	{Rd, } Rn, Rm	Signed Add and Subtract with Exchange	GE
SBC, SBCS	{Rd,} Rn, Op2	Subtract with Carry	N,Z,C,V
SBFX	Rd, Rn, #Isb, #width	Signed Bit Field Extract	
SDIV	{Rd,} Rn, Rm	Signed Divide	
SEV		Send Event	
SHADD16	{Rd,} Rn, Rm	Signed Halving Add 16	
SHADD8	{Rd,} Rn, Rm	Signed Halving Add 8	
SHASX	{Rd,} Rn, Rm	Signed Halving Add and Subtract with Exchange	



Mnemonic	Operands	Brief description	Flags
SHSAX	{Rd,} Rn, Rm	Signed Halving Subtract and Add with Exchange	
SHSUB16	{Rd,} Rn, Rm	Signed Halving Subtract 16	
SHSUB8	{Rd,} Rn, Rm	Signed Halving Subtract 8	
SMLABB, SMLABT, SMLATB, SMLATT	Rd, Rn, Rm, Ra	Signed Multiply Accumulate Long (halfwords)	Q
SMLAD, SMLADX	Rd, Rn, Rm, Ra	Signed Multiply Accumulate Dual	Q
SMLAL	RdLo, RdHi, Rn, Rm	Signed Multiply with Accumulate (32 \times 32 + 64), 64-bit result	
SMLALBB, SMLALBT, SMLALTB, SMLALTT	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long, halfwords	
SMLALD, SMLALDX	RdLo, RdHi, Rn, Rm	Signed Multiply Accumulate Long Dual	
SMLAWB, SMLAWT	Rd, Rn, Rm, Ra	Signed Multiply Accumulate, word by halfword	Q
SMLSD	Rd, Rn, Rm, Ra	Signed Multiply Subtract Dual	Q
SMLSLD	RdLo, RdHi, Rn, Rm	Signed Multiply Subtract Long Dual	
SMMLA	Rd, Rn, Rm, Ra	Signed Most significant word Multiply Accumulate	

Mnemonic	Operands	Brief description	Flags
SMMLS, SMMLR	Rd, Rn, Rm, Ra	Signed Most significant word Multiply Subtract	
SMMUL, SMMULR	{Rd,} Rn, Rm	Signed Most significant word Multiply	
SMUAD	{Rd,} Rn, Rm	Signed dual Multiply Add	Q
SMULBB, SMULBT SMULTB, SMULTT	{Rd,} Rn, Rm	Signed Multiply (halfwords)	
SMULL	RdLo, RdHi, Rn, Rm	Signed Multiply (32 \times 32), 64-bit result	
SMULWB, SMULWT	{Rd,} Rn, Rm	Signed Multiply word by halfword	
SMUSD, SMUSDX	{Rd,} Rn, Rm	Signed dual Multiply Subtract	
SSAT	Rd, #n, Rm {,shift #s}	Signed Saturate	Q
SSAT16	Rd, #n, Rm	Signed Saturate 16	Q
SSAX	{Rd,} Rn, Rm	Signed Subtract and Add with Exchange	GE
SSUB16	{Rd,} Rn, Rm	Signed Subtract 16	
SSUB8	{Rd,} Rn, Rm	Signed Subtract 8	



Mnemonic	Operands	Brief description	Flags
STM	Rn{!}, reglist	Store Multiple registers, increment after	
STMDB, STMEA	Rn{!}, reglist	Store Multiple registers, decrement before	
STMFD, STMIA	Rn{!}, reglist	Store Multiple registers, increment after	
STR	Rt, [Rn, #offset]	Store Register word	
STRB, STRBT	Rt, [Rn, #offset]	Store Register byte	
STRD	Rt, Rt2, [Rn, #offset]	Store Register two words	
STREX	Rd, Rt, [Rn, #offset]	Store Register Exclusive	
STREXB	Rd, Rt, [Rn]	Store Register Exclusive Byte	
STREXH	Rd, Rt, [Rn]	Store Register Exclusive Halfword	
STRH, STRHT	Rt, [Rn, #offset]	Store Register Halfword	
STRT	Rt, [Rn, #offset]	Store Register word	
SUB, SUBS	{Rd,} Rn, Op2	Subtract	N,Z,C,V



Mnemonic	Operands	Brief description	Flags
SUB, SUBW	{Rd,} Rn,#imm12	Subtract	N,Z,C,V
SVC	#imm	Supervisor Call	
SXTAB	{Rd,} Rn, Rm,{,ROR #}	Extend 8 bits to 32 and add	
SXTAB16	{Rd,} Rn, Rm,{,ROR #}	Dual extend 8 bits to 16 and add	
SXTAH	{Rd,} Rn, Rm,{,ROR #}	Extend 16 bits to 32 and add	
SXTB16	{Rd,} Rm {,ROR #n}	Signed Extend Byte 16	
SXTB	{Rd,} Rm {,ROR #n}	Sign extend a byte	
SXTH	{Rd,} Rm {,ROR #n}	Sign extend a halfword	
ТВВ	[Rn, Rm]	Table Branch Byte	
ТВН	[Rn, Rm, LSL #1]	Table Branch Halfword	
TEQ	Rn, Op2	Test Equivalence	N,Z,C
TST	Rn, Op2	Test	N,Z,C



Mnemonic	Operands	Brief description	Flags
UADD16	{Rd,} Rn, Rm	Unsigned Add 16	GE
UADD8	{Rd,} Rn, Rm	Unsigned Add 8	GE
USAX	{Rd,} Rn, Rm	Unsigned Subtract and Add with Exchange	GE
UHADD16	{Rd,} Rn, Rm	Unsigned Halving Add 16	
UHADD8	{Rd,} Rn, Rm	Unsigned Halving Add 8	
UHASX	{Rd,} Rn, Rm	Unsigned Halving Add and Subtract with Exchange	
UHSAX	{Rd,} Rn, Rm	Unsigned Halving Subtract and Add with Exchange	
UHSUB16	{Rd,} Rn, Rm	Unsigned Halving Subtract 16	
UHSUB8	{Rd,} Rn, Rm	Unsigned Halving Subtract 8	
UBFX	Rd, Rn, #Isb, #width	Unsigned Bit Field Extract	
UDIV	{Rd,} Rn, Rm	Unsigned Divide	
UMAAL	RdLo, RdHi, Rn, Rm	Unsigned Multiply Accumulate Accumulate Long ($32 \times 32 + 32 + 32$), 64-bit result	



Mnemonic	Operands	Brief description	Flags
UMLAL	RdLo, RdHi, Rn, Rm	IHi, Rn, Rm Unsigned Multiply with Accumulate (32 x 32 + 64), 64-bit result	
UMULL	RdLo, RdHi, Rn, Rm Unsigned Multiply (32×32) , 64-bit result		
UQADD16	{Rd,} Rn, Rm	Unsigned Saturating Add 16	
UQADD8	{Rd,} Rn, Rm	Unsigned Saturating Add 8	
UQASX	{Rd,} Rn, Rm Unsigned Saturating Add and Subtract with Exchange		
UQSAX	{Rd,} Rn, Rm	Unsigned Saturating Subtract and Add with Exchange	
UQSUB16	{Rd,} Rn, Rm Unsigned Saturating Subtract 16		
UQSUB8	{Rd,} Rn, Rm Unsigned Saturating Subtract 8		
USAD8	{Rd,} Rn, Rm Unsigned Sum of Absolute Differences		
USADA8	{Rd,} Rn, Rm, Ra	Unsigned Sum of Absolute Differences and Accumulate	
USAT	Rd, #n, Rm {,shift #s} Unsigned Saturate		Q
USAT16	Rd, #n, Rm	Unsigned Saturate 16	Q



Mnemonic	Operands	Brief description	Flags
UASX	{Rd,} Rn, Rm	Unsigned Add and Subtract with Exchange	
USUB16	{Rd,} Rn, Rm	, Rm Unsigned Subtract 16 GE	
USUB8	{Rd,} Rn, Rm	Unsigned Subtract 8	GE
UXTAB	{Rd,} Rn, Rm,{,ROR #}	Rotate, extend 8 bits to 32 and Add	
UXTAB16	{Rd,} Rn, Rm,{,ROR #}	Rotate, dual extend 8 bits to 16 and Add	
UXTAH	{Rd,} Rn, Rm,{,ROR #}	Rotate, unsigned extend and Add Halfword	
UXTB	{Rd,} Rm {,ROR #n}	Zero extend a Byte	
UXTB16	{Rd,} Rm {,ROR #n}	Unsigned Extend Byte 16	
UXTH	{Rd,} Rm {,ROR #n}	Zero extend a Halfword	
VABS.F32	Sd, Sm	Floating-point Absolute	
VADD.F32	{Sd,} Sn, Sm	n Floating-point Add	
VCMP.F32	Sd, <sm #0.0="" =""></sm>	Compare two floating-point registers, or one floating-point register and zero	FPSCR



Mnemonic	Operands	Brief description	Flags
VCMPE.F32	Sd, <sm #0.0="" =""></sm>	Compare two floating-point registers, or one floating-point register and zero with Invalid Operation check	FPSCR
VCVT.S32.F32	Sd, Sm	Convert between floating-point and integer	
VCVT.S16.F32	Sd, Sd, #fbits	Convert between floating-point and fixed point	
VCVTR.S32.F32	Sd, Sm	Convert between floating-point and integer with rounding	
VCVT <b h>.F32.F16</b h>	Sd, Sm	Converts half-precision value to single-precision	
VCVTT <b t>.F32.F16</b t>	Sd, Sm	Converts single-precision register to half-precision	
VDIV.F32	{Sd,} Sn, Sm	Floating-point Divide	
VFMA.F32	{Sd,} Sn, Sm	Floating-point Fused Multiply Accumulate	
VFNMA.F32	{Sd,} Sn, Sm	Floating-point Fused Negate Multiply Accumulate	
VFMS.F32	{Sd,} Sn, Sm	Floating-point Fused Multiply Subtract	
VFNMS.F32	{Sd,} Sn, Sm	Floating-point Fused Negate Multiply Subtract	
VLDM.F<32 64>	Rn{!}, list	Load Multiple extension registers	



Mnemonic	Operands	Brief description	Flags
VLDR.F<32 64>	<dd sd>, [Rn]</dd sd>	>, [Rn] Load an extension register from memory	
VLMA.F32	{Sd,} Sn, Sm	Floating-point Multiply Accumulate	
VLMS.F32	{Sd,} Sn, Sm	Floating-point Multiply Subtract	
VMOV.F32	Sd, #imm	Floating-point Move immediate	
VMOV	Sd, Sm	Floating-point Move register	
VMOV	Sn, Rt Copy ARM core register to single precision		
VMOV	Sm, Sm I, Rt, Rt2 Copy 2 ARM core registers to 2 single precision		
VMOV	Dd[x], Rt	Copy ARM core register to scalar	
VMOV	Rt, Dn[x]	Copy scalar to ARM core register	
VMRS	Rt, FPSCR	Move FPSCR to ARM core register or APSR	N,Z,C,V
VMSR	FPSCR, Rt	Move to FPSCR from ARM Core register	FPSCR
VMUL.F32	{Sd,} Sn, Sm	Floating-point Multiply	



Mnemonic	Operands	Brief description	Flags
VNEG.F32	Sd, Sm	Floating-point Negate	
VNMLA.F32	Sd, Sn, Sm	Floating-point Multiply and Add	
VNMLS.F32	Sd, Sn, Sm	Floating-point Multiply and Subtract	
VNMUL	{Sd,} Sn, Sm	Floating-point Multiply	
VPOP	list	Pop extension registers	
VPUSH	list	Push extension registers	
VSQRT.F32	Sd, Sm	Calculates floating-point Square Root	
VSTM	Rn{!}, list	Floating-point register Store Multiple	
VSTR.F<32 64>	Sd, [Rn]	Stores an extension register to memory	
VSUB.F<32 64>	{Sd,} Sn, Sm	Floating-point Subtract	
WFE		Wait For Event	
WFI		Wait For Interrupt	

Note: full explanation of each instruction can be found in Cortex-M4 Devices' Generic User Guide (Ref-4)



Cortex-M4 Suffix

• Some instructions can be followed by suffixes to update processor flags or execute the instruction on a certain condition

Suffix	Description	Example	Example explanation
S	Update APSR (flags)	ADDS RI, #0x2I	Add 0x21 to R1 and update APSR
EQ, NE, CS, CC, MI, PL,VS,VC, HI, LS, GE, LT, GT, LE	Condition execution e.g. EQ= equal, NE= not equal, LT= less than	BNE label	Branch to the label if not equal



Data Insertion and Alignment

- Insert data inside programs
 - DCD: insert a word-size data
 - DCB: insert a byte-size data
 - ALIGN:
 - used before inserting a word-size data
 - Uses a number to determine the alignment size
- For example

```
ALIGN 4; Align to a word boundary
MY_DATA DCD 0x12345678; Insert a word-size data
MY_STRING DCB "Hello", 0; Null terminated string
```



Useful Resources

Architecture Reference Manual:

http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0403c/index.html

Cortex-M4 Technical Reference Manual:

http://infocenter.arm.com/help/topic/com.arm.doc.ddi0439d/DDI0439D_cortex_m4_processor_r0pI_trm.pdf

Cortex-M4 Devices Generic User Guide:

http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/DUI0553A_cortex_m4_dgug.pdf

