

## **Getting started with AT32F437ZMT7**

## Introduction

AT-START-F437 is designed to help you explore the high performance of the 32-bit microcontroller AT32F437 that embeds ARM Cortex®-M4 core with FPU, and expedite application development. AT-START-F437 is an evaluation board based on AT32F437ZMT7 microcontroller. The device contains such peripherals as LEDs, buttons, two USB micro-B connectors, type-A connector, Ethernet RJ45 connector, Arduino<sup>TM</sup> Uno R3 extension interface and 16 MB SPI Flash memory (extended through QSPI1). This evaluation board embeds AT-Link-EZ for debugging/programming without the need of other development tools.

2023.5.15 1 Rev 1.10



# Contents

1	Ove	Overview					
	1.1	Features	5				
	1.2	Definition of terms	5				
2	Quio	ck start	6				
	2.1	Get started	6				
	2.2	AT-START-F437 development toolchains	6				
3	Haro	dware and layout	7				
	3.1	Power supply selection	9				
	3.2	IDD	9				
	3.3	Programming and debugging: embedded AT-Link-EZ	9				
	3.4	Boot mode selection	10				
	3.5	External clock source	10				
		3.5.1 HEXT clock source	10				
		3.5.2 LEXT clock source	10				
	3.6	LEDs	11				
	3.7	Buttons	11				
	3.8	OTGFS configuration	11				
	3.9	QSPI1 interfacing Flash memory	11				
	3.10	Ethernet	12				
	3.11	0Ω resistors	13				
	3.12	Extension interfaces	14				
		3.12.1 Arduino™ Uno R3 interface	14				
		3.12.2 LQFP144 I/O extension interface	15				
4	Revi	ision history	16				





# List of tables

Table 1. Boot mode selection jumper settings	. 10
Table 2. 0Ωresistor settings	.13
Table 3. Arduino™ Uno R3 extension interface pin definition	. 14
Table 4. Document revision history	. 16





# **List of figures**

Figure 1. Hardware block diagram	7
Figure 2. Top layer	8
Figure 3. Bottom laver	8



## 1 Overview

### 1.1 Features

AT-START-F437 has the following characteristics:

- AT-START-F437 has an on-board AT32F437ZMT7 microcontroller that embeds ARM Cortex<sup>®</sup>-M4 32-bit core with FPU, 4032 KB Flash memory and 384 KB SRAM, in LQFP144 packages.
- On-board AT-Link interface:
  - On-board AT-Link-EZ can be used for programming and debugging (AT-Link-EZ is a simplified version of AT-Link, without offline mode support)
  - If AT-Link-EZ were disassembled from the board by bending it along the joint, this interface can be connected to an independent AT-Link for programming and debugging.
- On-board 20-pin ARM standard JTAG interface (can be connected to JTAG or SWD connector for programming and debugging)
- 16 MB SPI (EN25QH128A) is used as extended Flash memory
- Various power supply methods:
  - USB bus of AT-Link-EZ
  - OTG1 or OTG2 bus (V<sub>BUS1</sub> or V<sub>BUS2</sub>) of AT-START-F437
  - External 5 V power supply (E5V)
  - External 3.3 V power supply
- 4 x LED indicators:
  - LED1 (red) indicates 3.3 V power-on
  - 3 x USER LEDs, LED2 (red), LED3 (yellow) and LED4 (green), indicate operation status
- User button and Reset button
- 8 MHz HEXT crystal
- 32.768 kHz LEXT crystal
- On-board USB type-A and micro-B connectors in order to demonstrate OTG1 function
- OTG2 has micro-B connector (If the user wants to use OTG2 master mode, an adapter cable is required)
- On-board Ethernet PHY with RJ45 connector in order to demonstrate Ethernet feature
- QFN48 I/O extension interfaces
- Rich extension interfaces are available for quick prototyping
  - Arduino<sup>™</sup> Uno R3 extension interface
  - LQFP144 I/O extension interface

### 1.2 Definition of terms

- Jumper JPx ON
   Jumper is installed.
- Jumper JPx OFF
  - Jumped is not installed.
- Resistor Rx ON / network resistor PRx ON
   Short by solder, 0Ω resistor or network resistor.
- Resistor Rx OFF / network resistor PRx OFF Open.



## 2 Quick start

### 2.1 Get started

Configure the AT-START-F437 board in the following sequence:

1. Check the Jumper's position on board:

JP1 is connected to GND or OFF (BOOT0 = 0, and BOOT0 has an pull-down resistor in the AT32F437ZMT7);

JP2 is connected to GND (BOOT1=0)

JP4 is connected to USART1

- 2. Connect AT\_Link\_EZ to PC via a USB cable (Type A to micro-B), and supply power to the evaluation board via a USB connector CN6. LED1 (red) is always on, and three other LEDs (LED2 to LED4) start to blink in turn.
- 3. After pressing the user button (B2), the blinking frequency of three LEDs are changed.

## 2.2 AT-START-F437 development toolchains

ARM<sup>®</sup> Keil<sup>®</sup>: MDK-ARM™

■ IAR™: EWARM

AT32 IDE



## 3 Hardware and layout

AT-START-F437 board is designed around an AT32F437ZMT7 microcontroller in LQFP144 package.

*Figure 1* shows the connections between AT-Link-EZ, AT32F437ZMT7 and their peripherals (buttons, LEDs, USB OTG, Ethernet RJ45, SPI and extension connectors)

*Figure 2* and *Figure 3* shows their respective locations on the AT-Link-EZ and AT-START-F437 board.




Figure 1. Hardware block diagram



Figure 2. Top layer





Figure 3. Bottom layer





## 3.1 Power supply selection

The AT-START-F437 can not only be provided with 5 V through a USB cable (either through USB connector CN6 on AT-Link-EZ or USB connector CN2/CN3 on AT-START-F437), but also be provided with an external 5 V power supply (E5V). Then 5 V power provides 3.3 V for the microcontroller and its peripherals using on-board 3.3 V voltage regulator (U2).

5 V pin of J4 or J7 can also be used as an input power, so the AT-START-F437 board can be supplied through a 5 V power unit.

The 3.3 V pin of J4, or the VDD of J1 and J2 can be used as 3.3 V input directly, so AT-START-F437 board can also be supplied by a 3.3 V power unit.

Note: 5 V power supply must be provided through USB connector (CN6) on AT-Link-EZ. Any other method cannot power the AT-Link-EZ.

When another board is connected to J4, 5 V and 3.3 V can be used output power, J7's 5V pin as 5 V output power, the VDD pin of J1 and J2 as 3.3 V output power.

### 3.2 IDD

When JP3 OFF (symbol IDD) and R17 OFF, an ammeter can be connected to measure the power consumption of AT32F437ZMT7.

• JP3 OFF, R17 ON:

AT32F437ZMT7 is powered. (Default setting and JP3 plug is not mounted before shipping)

• JP3 ON, R17 OFF:

AT32F437ZMT7 is powered.

• JP3 OFF, R17 OFF:

An ammeter must be connected. If there is no ammeter available, the AT32F437ZMT7 cannot be powered.

## 3.3 Programming and debugging: embedded AT-Link-EZ

The evaluation board integrates Artery AT-Link-EZ for users to program/debug the AT32F437ZMT7 on the AT-START-F437 board. AT-Link-EZ supports SWD interface mode, SWO debug, and a set of virtual COM ports (VCP) to connect to the USART1\_TX/USART1\_RX (PA9/PA10) of AT32F437ZMT7.

Please refer to AT-Link User Manual for complete details on AT-Link-EZ.

The AT-Link-EZ on board can be disassembled or separated from the AT-START-F437. In this case, the AT-START-F437 can still be connected to the CN7 interface (not mounted before leaving factory) of AT-Link-EZ through CN4 interface (not mounted before leaving factory), or to AT-Link, in order to continue to program and debug the AT32F437ZMT7.



### 3.4 Boot mode selection

At startup, three different boot modes are available for selection through pin configuration.

Table 1. Boot mode selection jumper settings

Jumper	Pin configuration		Boot mode
oumper	BOOT1	воото	Door mode
JP1 to GND or be OFF		0	Boot from internal Flash memory (factory default setting)
JP2 optional or be OFF	Х	0	
JP1 to VDD	0	1	Boot from system memory
JP2 to GND	0		
JP1 to VDD	1	1	Boot from internal SRAM
JP2 to VDD			

### 3.5 External clock source

## 3.5.1 HEXT clock source

There are three methods to configure the external high-speed clock sources by hardware:

#### On-board crystal (Factory default setting)

On-board 8 MHz crystal is used as HSE clock source. The hardware must be configured: R1 and R3 ON, R2 and R4 OFF.

#### Oscillator from external PH0

External oscillator is injected from the pin\_23 of J2. The hardware must be configured: R2 ON, R1 and R3 OFF. To use PH1 as GPIO, R4 ON can be connected to the pin\_24 of J2.

#### HSE unused

PH0 and PH1 are used as GPIOs. The hardware must be configured: R14 and R16 ON, R1 and R15 OFF.

### 3.5.2 LEXT clock source

There are three methods to configure the external low-speed clock sources by hardware:

#### On-board crystal (Factory default setting)

On-board 32.768 kHz crystal is used as LEXT clock source. The hardware must be configured: R5 and R6 ON, R7 and R8 OFF

#### Oscillator from external PC14

External oscillator is injected from the pin\_3 of J2. The hardware must be configured: R7 and R8 ON, R5 and R6 OFF.

#### LEXT unused

MCU PC14 and PC15 are used as GPIOs. The hardware must be configured: R7 and R8 ON, R5 and R6 OFF.



### 3.6 **LEDs**

Power LED1

Red LED indicates that the AT-START-F437 is powered by 3.3 V.

User LED2

Red LED is connected to the PD13 pin of AT32F437ZMT7.

User LED3

Yellow LED is connected to the PD14 pin of AT32F437ZMT7.

User LED4

Green LED is connected to the PD15 pin of AT32F437ZMT7.

### 3.7 Buttons

Reset B1: Reset button

It is connected to NRST to reset AT32F437ZMT7 microcontroller.

User B2: User button

It is connected to the PA0 of AT32F437ZMT7 to act as a wakeup button (R19 ON and R21 OFF), or to the PC13 to acts as TAMPER-RTC button (R19 OFF and R21 ON)

## 3.8 OTGFS configuration

AT-START-F437 board supports OTGFS1 and OTGFS2 full-speed/low-speed host or full-speed device mode via a USB micro-B connector (CN2 or CN3). In device mode, AT32F437ZMT7 can be directly connected to the host through USB micro-B, and  $V_{BUS1}$  or  $V_{BUS2}$  can be used as 5 V input of AT- START-F437 board. In host mode, an external USB OTG cable is needed to connect to the external device. The device is powered via USB micro-B interface, which is done by PH3 and PB10 controlling SI2301 switch.

AT-START-F437 board has a USB type-A extension interface (CN1). This is a OTGFS1 host interface for connecting to U disk and other devices, without the need of USB OTG cable. The USB type-A interface has no power switch control.

When the PA9 or PA10 of the AT32F437ZMT7 is used as OTGFS1\_VBUS or OTGFS1\_ID, the JP4 jumper must select OTG1. In this case, the PA9 or PA10 is connected to USB micro-B CN2 interface, but disconnected from AT-Link interface (CN4).

## 3.9 QSPI1 interfacing Flash memory

On-board SPI (EN25QH128A), connecting to the AT32F437ZMT7 via QSPI1 interface, is used as an extended Flash memory.

The QSPI1 interface is connected to Flash memory with PF6~10 and PG6. If these GPIOs are used for other purposes, it is recommended to turn off RP2, R21 and R22 in advance.



### 3.10 Ethernet

AT-START-F437 embeds an Ethernet PHY connecting to DM9162EP (U4) and RJ45 interface (CN5, with an internal isolation transformer), for 10/100 Mbps Ethernet communication.

By default, the Ethernet PHY is connected to the AT32F437ZMT7 in RMII mode. In this case, the 25 MHz required for PHY is provided by the crystal Y2. Additionally, by soldering R73 and R82 to 33  $\Omega$  and 100 k  $\Omega$  respectively while disoldering Y2, C50 and C51, the CLKOUT (PA8 pin) of the AT32F437ZMT7 provides 25 MHz clock for PHY's XT1 pin. The 50 MHz clock required for the RMII\_REF\_CLK (PA1) on the AT32F437ZMT7 is provided by PHY's 50 MCLK pin. The 50MCLK pin must be pulled on during power-on.

In order to simply PCB design, the PHY is not externally connected to Flash memory to allocate the PHY address [3:0] during power-on. The PHY address [3:0] is configured to be 0x3 by default. After power-on, it is possible to define a PHY address by software via PHY's SMI interface.

Besides, the PC13 pin on AT32F437ZMT7 is connected to the MDINTR# — an interrupt output pin of DM9162, for PHY event detection.

Please refer to the reference manual and datasheet for more information on Ethernet MAC and DM9162 of the AT32F437ZMT7.

If the LQFP144 I/O extension connectors J1 and J2, instead of DM9162, are to be used to connect to other Ethernet boards, refer to *Table 2* to disconnect the AT32F437ZMT7 from DM9162

If the Ethernet interface is unused while evaluating other AT32F437ZMT7 functions, it is good advice to keep DM9162NP in reset state by setting PC8 output low level, or put DM9162 in power-down mode through keeping PC15 output high or floating.

2023.5.15 12 Rev 1.10



## 3.11 $0\Omega$ resistors

Table 2.  $0\Omega$ resistor settings

Resistors State <sup>(1)</sup>		Description		
R17	ON	When JP3 OFF, 3.3V is connected to the microcontroller		
(MCU power		power to supply microcontroller.		
consumption		When JP3 OFF, 3.3V can be connected to an ammeter to		
measurement)	OFF	measure the power consumption of the microcontroller.		
		(The microcontroller cannot be powered without ammeter)		
R9 ON		V <sub>BAT</sub> is connected to VDD		
(V <sub>BAT</sub> )	OFF	V <sub>BAT</sub> is supplied by the pin_6 (VBAT) of J2.		
R1, R2, R3, R4	ON, OFF, ON, OFF	HEXT clock source comes from on-board crystal Y1		
(HEXT)	OFF, ON, OFF, OFF	HEXT clock source: external oscillator from PH0, PH1 is		
		unused.		
	OFF ON OFF ON	HEXT clock source: external oscillator from PH0, PH1 is		
	OFF, ON, OFF, ON	used as GPIO; or PH0, PH1 are used as GPIOs.		
R5, R6, R7, R8	ON, ON, OFF, OFF	LEXT clock source comes from on-board crystal X1		
(LEXT)	OFF, OFF, ON, ON	LEXT clock source: external oscillator from PC14; or PC14,		
		PC15 are used as GPIOs.		
R19, R21	ON, OFF	User button B2 is connected to PA0.		
(User button B2)	OFF, ON	User button B2 is connected to PC13.		
R54, R55	OFF, OFF	As OTGFS1, PA11 and PA12 are not connected to the		
(PA11, PA12)		pin_31 and pin_32 of J1.		
	ON, ON	When PA11 and PA12 are not used as OTGFS1, They are		
		connected to the pin_31 and pin_32 of J1.		
R42, R53	OFF, OFF	As OTGFS2, PB14 and PB15 are not connected to the		
(PB14, PB15)		pin_3 and pin_4 of J1.		
	ON, ON	When PB14 and PB15 are not used as OTGFS2, They are		
		connected to the pin_3 and pin_4 of J1.		
RP3, R62~R65,	All ON	Ethernet MAC of the AT32F437ZMT7 is connected to		
R69~R71	All ON	DM9162 in RMII mode.		
(Ethernet PHY DM9162		Ethernet MAC of the AT32F437ZMT7 is disconnected from		
signals)	All OFF	DM9162 (This is more suitable to AT-START-F435 board at		
		this time)		
R73, R82	OFF, OFF	DM9162 clock source comes from Y2		
(Ethernet PHY DM9162	ON, ON	DM9162 clock source comes from AT32F437ZMT7		
clock input)		CLKOUT output (PA8)		
	OFF, ON, OFF, ON	Arduino <sup>™</sup> A4 and A5 are connected to ADC123_IN11 and		
R56, R57, R58, R59	J. 1, J.1, J.1, J.1	ADC123_IN10.		
(Arduino™ A4, A5)	ON, OFF, ON, OFF	Arduino <sup>™</sup> A4 and A5 are connected to I2C1_SDA,		
	311, 311, 311, 311	I2C1_SCL.		
R60, R61	OFF, ON	Arduino™ D10 is connected to SPI1_CS.		
(Arduino™ D10)	ON, OFF	Arduino <sup>™</sup> D10 is connected to PVM (TMR4_CH1).		

<sup>(1)</sup> Rx and RPx factory default state is shown in BOLD.



## 3.12 Extension interfaces

## 3.12.1 Arduino™ Uno R3 interface

Female plug J3~J6 and male J7 support Arduino $^{\text{TM}}$  Uno R3 connector. Most of the daughter boards built on Arduino $^{\text{TM}}$  Uno R3 are applicable to AT-START-F437 board.

Note: The I/Os of the AT32F437ZMT7 is 3.3 V-compatible with Arduino<sup>TM</sup> Uno R3, but not 5 V.

Table 3. Arduino™ Uno R3 extension interface pin definition

	Pin	Arduino	AT32F437	
Connector	number	Pin name	Pin name	Description
	1	NC	-	-
	2	IOREF	-	3.3 V reference
	3	RESET	NRST	External reset
J4	4	3.3V	-	3.3 V input/output
(power supply)	5	5V	-	5 V input/output
	6	GND	-	Ground
	7	GND	-	Ground
	8	-	-	-
	1	A0	PA0	ADC123_IN0
	2	A1	PA1	ADC123_IN1
J6	3	A2	PA4	ADC12_IN4
(Analog input)	4	A3	PB0	ADC12_IN8
	5	A4	PC1 or PB9 <sup>(1)</sup>	ADC123_IN11 or I2C1_SDA
	6	A5	PC0 or PB8 <sup>(1)</sup>	ADC123_IN10 or I2C1_SCL
	1	D0	PA3	USART2_RX
	2	D1	PA2	USART2_TX
15	3	D2	PA10	-
J5	4	D3	PB3	TMR2_CH2
(Logic input/output	5	D4	PB5	-
low byte)	6	D5	PB4	TMR3_CH1
	7	D6	PB10	TMR2_CH3
	8	D7	PA8 <sup>(2)</sup>	-
	1	D8	PA9	-
	2	D9	PC7	TMR3_CH2
	3	D10	PA15 or PB6 <sup>(1)</sup>	SPI1_CS or TMR4_CH1
10	4	D11	PA7	TMR3_CH2 / SPI1_MOSI
J3	5	D12	PA6	SPI1_MISO
(Logic input/output	6	D13	PA5	SPI1_SCK
high byte)	7	GND	-	Ground
	8	AREF	-	V <sub>REF+</sub> output
	9	SDA	PB9	I2C1_SDA
	10	SCL	PB8	I2C1_SCL
17	1	MISO	PB14	SPI2_MISO
J7	2	5V	-	5 V input/output
(Others)	3	SCK	PB13	SPI2_SCK



## AT-START-F437 User Manual

Connector	Pin	Arduino	AT32F437	Description	
	number	Pin name	Pin name		
	4	MOSI	PB15	SPI2_MOSI	
	5	RESET	NRST	External reset	
	6	GND	-	Ground	
	7	NSS	PB12	SPI2_CS	
	8	PB11	PB11	-	

<sup>(1)</sup> Refer to *Table 2* for details on  $0\Omega$  resistors.

## 3.12.2 LQFP144 I/O extension interface

The I/Os of AT-START-F437 microcontroller can be connected to external devices through extension interfaces J1 and J2. All I/Os on the AT32F437ZMT7 are available on these extension interfaces. J1 and J2 can also be measured with oscilloscope, logic analyzer or voltmeter probe.

2023.5.15 15 Rev 1.10



# 4 Revision history

**Table 4. Document revision history** 

Date	Revision	Changes	
2021.11.20	1.00	Initial release	
		1. AT32F437ZMT7 revision B is used	
		2. Added the description "25 MHz clock required for PHY is provided by Y2"	
2023.5.15	1.10	3. Added the description "the PC13 pin on AT32F437ZMT7 is connected to	
		the MDINTR# — an interrupt output pin of DM9162, for PHY event	
		detection."	



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

Purchasers are solely responsible for the selection and use of ARTERY's products and services, and ARTERY assumes no liability whatsoever relating to the choice, selection or use of the ARTERY products and services described herein

No license, express or implied, to any intellectual property rights is granted under this document. If any part of this document deals with any third party products or services, it shall not be deemed a license granted by ARTERY for the use of such third party products or services, or any intellectual property contained therein, or considered as a warranty regarding the use in any manner of such third party products or services or any intellectual property contained therein.

Unless otherwise specified in ARTERY's terms and conditions of sale, ARTERY provides no warranties, express or implied, regarding the use and/or sale of ARTERY products, including but not limited to any implied warranties of merchantability, fitness for a particular purpose (and their equivalents under the laws of any jurisdiction), or infringement on any patent, copyright or other intellectual property right.

Purchasers hereby agree that ARTERY's products are not designed or authorized for use in: (A) any application with special requirements of safety such as life support and active implantable device, or system with functional safety requirements; (B) any aircraft application; (C) any aerospace application or environment; (D) any weapon application, and/or (E) or other uses where the failure of the device or product could result in personal injury, death, property damage. Purchasers' unauthorized use of them in the aforementioned applications, even if with a written notice, is solely at purchasers' risk, and Purchasers are solely responsible for meeting all legal and regulatory requirements in such use.

Resale of ARTERY products with provisions different from the statements and/or technical characteristics stated in this document shall immediately void any warranty grant by ARTERY for ARTERY's products or services described herein and shall not create or expand any liability of ARTERY in any manner whatsoever.

© 2023 ARTERY Technology - All rights reserved