

### Get started with AT32F407VGT7

## Introduction

AT-START-F407 is designed to help you experience the high-performance features of the 32-bit microcontroller, the ARM Cortex®-M4-based AT32F407 with FPU, and expedite development cycles and shorten the time to the market.

AT-START-F407 is an evaluation board based on AT32F407VGT7 microcontroller. It features LEDs, buttons, a USB micro-B connector, Ethernet RJ45 connector, Arduino™ Uno R3 extension connectors and an extended 16 MB SPI Flash memory. This board comes with a built-in AT-Link-EZ, a tool designed to perform debugging/programming operations, without the need of other extra development tools.

2023.9.11 1 Rev 1.30



# Contents

Ove	rview	5
1.1	Features	5
1.2	Definition of terms	5
Quid	ck start guide	6
2.1	Get started	6
2.2	Toolchains supporting AT-START-F407	6
Hard	dware layout and configuration	7
3.1	Power supply sources	9
3.2	IDD	9
3.3	Programming and debugging	10
	3.3.1 Embedded AT-Link-EZ	10
	3.3.2 20-pin ARM® standard JTAG connector	10
3.4	Boot mode selection	11
3.5	External clock source	11
	3.5.1 HEXT clock source	11
	3.5.2 LEXT clock source	11
3.6	LEDs	12
3.7	Buttons	12
3.8	USB device	12
3.9	Connecting Flash memory Bank 3 via SPIM interface	12
3.10	Ethernet	13
3.11	0 Ω resistors	14
3.12	Extension connectors	15
	3.12.1 Arduino™ Uno R3 extension connectors	15
	3.12.2 LQFP100 I/O extension connectors	16
_		
Revi	ision history	17





# List of tables

Table 1. Boot mode selection	11
Table 2. GPIO and SPIM jumper settings	12
Table 3. 0 Ω resistor settings	14
Table 4. Arduino™ Uno R3 extension connectors	15
Table 5. Document revision history	17



# **List of figures**

Figure 1. Hardware block diagram	7
Figure 2. Top layer	8
Figure 3. Bottom layer	۶
igare of Bettern layer minimum	



# 1 Overview

### 1.1 Features

AT-START-F407 has the following features:

- AT-START-F407 has an on-board AT32F407VGT7 microcontroller that embeds ARM Cortex<sup>®</sup>-M4, 32-bit processor, 1024 KB Flash memory and 96+128 KB SRAM, LQFP100 packages.
- On-board AT-Link connector:
  - On-board AT-Link-EZ can be used for programming and debugging purposes (AT-Link-EZ is a simplified edition of AT-Link, without offline mode support)
  - If AT-Link-EZ is separated from this board by bending it along the joint, AT-START-F407 can be connected to an independent AT-Link for programming and debugging
- On-board 20-pin ARM standard JTAG connector (with a JTAG/SWD connector for programming/debugging)
- 16 MB SPI Flash EN25QH128A is used as an extended Flash memory Bank 3
- Power supply source:
  - USB bus of AT-Link-EZ
  - USB bus (V<sub>BUS</sub>) of AT-START-F407
  - External 7~12 V power supply (VIN)
  - External 5 V power supply (E5V)
  - External 3.3 V power supply
- 4 x LED indicators:
  - LED1 (red) indicates that 3.3V power of the board is supplied
  - 3 x user LEDs, LED2 (red), LED3 (yellow) and LED4 (green), indicate operation status
- User button and Reset button
- 8 MHz HEXT crystal
- 32.768 kHz LEXT crystal
- USB micro-B connector
- Ethernet PHY with RJ45 connector
- Rich extension connectors:
  - Arduino<sup>TM</sup> Uno R3 extension connectors
  - LQFP100 I/O port extension connectors

### 1.2 Definition of terms

Jumper JPx ON

Jumper fitted

Jumper JPx OFF

Jumped not fitted

Resistor Rx ON

Short circuit by solder or  $0\Omega$  resistor

Resistor Rx OFF

Connections left Open



# 2 Quick start guide

### 2.1 Get started

Configure the AT-START-F407 board in the following sequence:

1. Check the Jumper position on the board:

JP1 is connected to GND or OFF (BOOT0=0, BOOT0 has an pull-down resistor in the AT32F407VGT7);

JP4 is connected to GND (BOOT1=0)

JP8 one-piece jumper is connected to I/O on the right.

- 2. Connect the AT-START-F407 board to PC via USB cable (Type A to micro-B) so that the board is powered via USB connector CN6. LED1 (red) is always on, and the three other LEDs (LED2 to LED4) start to blink in turn.
- 3. After pressing USER button (B2), the blinking frequency of three LEDs is changed.

# 2.2 Toolchains supporting AT-START-F407

ARM<sup>®</sup> Keil<sup>®</sup>: MDK-ARM<sup>™</sup>

■ IAR™: EWARM

AT32 IDE



# 3 Hardware layout and configuration

AT-START-F407 board is designed around an AT32F407VGT7 microcontroller in LQFP100 package.

*Figure 1* shows the connections between AT-Link-EZ, AT32F407VGT7 and their peripherals (buttons, LEDs, USB, Ethernet RJ45, SPI Flash memory and extension connectors)

Figure 2 and Figure 3 show their respective positions on the AT-Link-EZ and AT-START-F407.




Figure 1. Hardware block diagram



Figure 2. Top layer





Figure 3. Bottom layer



2023.9.11 8 Rev 1.30



# 3.1 Power supply sources

The 5 V power supply source required for AT-START-F407 can be from the USB cable (either through the USB connector CN6 on the AT-Link-EZ or USB connector CN1 on the AT-START-F407), or from an external 5 V power supply (E5V), or from an external 7~12 V power supply (VIN) which can provide the desired 5 V through 5V voltage regulator (U1) on board. Then the 5 V power supply provides the 3.3 V power to the microcontroller and peripherals via 3.3 V voltage regulator (U2) on board.

The 5 V pin of J4 or J7 can also be used as an input power source. Then the AT-START-F407 board must be powered by a 5 V power supply unit.

The 3.3 V pin of J4, or the VDD pin of J1 and J2, can also be directly used as 3.3 V input power supply. Then the AT-START-F407 board must be powered by a 3.3 V power supply unit.

Note: Unless 5 V is provided through the USB connector (CN6) on the AT-Link-EZ, the AT-Link-EZ will not be powered by other power supply methods.

When another application board is connected to J4, the VIN, 5 V and 3.3 V pins can be used as output power; the 5V pin of J7 as 5 V output power supply; the VDD pin of J1 and J2 as 3.3 V output power supply.

### 3.2 IDD

When JP3 OFF (symbol IDD) and R13 OFF, an ammeter can be connected to measure the power consumption of AT32F407VGT7.

• JP3 OFF, R13 ON

AT32F407VGT7 is powered. (Default setting, and JP3 plug is not mounted before shipping)

JP3 ON, R13 OFF

AT32F407VGT7 is powered.

• JP3 OFF, R13 OFF

An ammeter must be connected to measure the power consumption of AT32F407VGT77 (if no ammeter, the AT32F407VGT7 cannot be powered).



# 3.3 Programming and debugging

## 3.3.1 Embedded AT-Link-EZ

The evaluation board integrates Artery AT-Link-EZ for users to program/debug the AT32F407VGT7 on the AT-START-F407 board. AT-Link-EZ supports SWD interface mode and SWO debugging. It offers a virtual COM port (VCP) to be connected to the USART1\_TX/USART1\_RX (PA9/PA10) of AT32F407VGT7.

Please refer to AT-Link User Manual for complete details on AT-Link-EZ.

The AT-Link-EZ PCB on the evaluation board can be separated from AT-START-F407 by bending it along the joint. In this case, AT-START-F407 can still be connected to the CN7 of AT-Link-EZ through CN2 (not mounted before shipping), or can be connected with another AT-Link to continue programming and debugging on the AT32F407VGT7.

# 3.3.2 20-pin ARM® standard JTAG connector

AT-START-F407 also reserves JTAG or SWD general-purpose connectors as programming/debugging tools. If the user wants to use this interface to program and debug the AT32F407VGT7, please separate the AT-Link-EZ from this board or configure R41, R44 and R46 OFF, and then connect CN3 (not mounted before shipping) to the programming and debugging tool.

Artery microcontrollers are compatible with most of the third-party development tools in the market. However, it is still recommended to use AT-Link related tools for better debugging experience.

2023.9.11 10 Rev 1.30



### 3.4 Boot mode selection

At startup, the board boots from the following memory locations, depending on BOOT1 and BOOT0.

Table 1. Boot mode selection

Jumper	Pin configuration		Description	
Juniper	BOOT1	воото	Description	
JP1 connected to GND or OFF;	<b>X</b> (1)	0	Boot from the internal Flash memory	
JP4 connected to any position or OFF	<b>\</b> (\)	U	(Factory default setting)	
JP1 connected to VDD	0	1	Boot from the system memory	
JP4 connected to GND	O	!		
JP1 connected to VDD	1	1	Boot from SRAM	
JP4 connected to VDD	I	ı		

<sup>(1)</sup> JP4 connected to GND is recommended when PB2 function is disabled.

### 3.5 External clock source

### 3.5.1 HEXT clock source

The 8 MHz crystal on the board is used as HEXT clock source

### 3.5.2 LEXT clock source

There are three hardware methods to configure the external low-speed clock sources:

#### On-board crystal (default setting):

The 32.768 kHz crystal on board is used as LEXT clock source.

Hardware settings: R6 and R7 must be ON, and R5, R8 OFF.

#### Oscillator from PC14:

External oscillator is from the pin\_3 of J2.

Hardware settings: R5 and R8 must be ON, and R6, R7 OFF.

#### LEXT not used:

PC14 and PC15 are used as GPIOS.

Hardware settings: R5 and R8 must be ON, and R6, R7 OFF.



### 3.6 **LEDs**

#### Power LED1

Red color, indicates that the board is powered by 3.3 V

#### User LED2

Red color, connected to the PD13 pin of AT32F407VGT7.

#### User LED3

Yellow color, connected to the PD14 pin of AT32F407VGT7.

#### User LED4

Green color, connected to the PD15 pin of AT32F407VGT7.

### 3.7 Buttons

#### Reset button B1

Connected to NRST to reset AT32F407VGT7

#### User button B2

By default, it is connected to the PA0 of AT32F407VGT7 and y used as a wake-up button (R19 ON, R21 OFF) as alternate function; It can also be connected to PC13 and used as TAMPER-RTC button (R19 OFF, R21 ON) as alternate function

## 3.8 USB device

AT-START-F407 board supports USB full-speed device communication through an USB micro-B connector (CN1). The V<sub>BUS</sub> can be used as 5 V power supply of AT-START-F407 board.

# 3.9 Connecting Flash memory Bank 3 via SPIM interface

The SPI Flash EN25QH128A on board, which is connected to the AT32F407VGT7 via SPIM interface, is used as extended Flash memory bank 3.

When using Bank 3, the JP8 must be connected to SPIM on the left side, as shown in *Table 2*. The PB1, PA8, PB10, PB11, PB6 and PB7 are not connected to the external LQFP100 I/O extension connectors. These 6 pins are marked by adding [\*] after the pin name of extension connectors on the PCB silkscreen.

Table 2. GPIO and SPIM jumper settings

Jumper	Settings
JP8 connected to I/O	Used as I/O and Ethernet MAC function (Default setting before shipping)
JP8 connected to SPIM	Used as SPIM function



### 3.10 Ethernet

The AT-START-F407 embeds an Ethernet PHY DM9162 (U8) and RJ45 connector (J10, internal isolation transformer) to support 10/100 Mbps dual-speed Ethernet communication.

When using Ethernet MAC, the JP8 one-piece jumper must be connected to the IO on the right side, as shown in *Table 2*. The PA8, PB10 and PB11 are connected to the external LQFP100 I/O extension connectors.

By default, Ethernet PHY is connected to the AT32F407VGT7 in RMII mode. In this case, the 25 MHz clock required for PHY is provided by Y4 crystal, by default. In addition, it is possible to solder  $49.9\,\Omega$  and  $100\,k\,\Omega$  onto R39 and R64 respectively, and then desolder Y4, C6 and C7. In such case, it is the CLKOUT (PA8) pin of AT32F407VGT7 that provides 25 MHz clock to the XT1 pin of PHY. For RMII\_REF\_CLK (PA1) of the AT32F407VGT7, its 50 MHz clock source is provided by the 50MCLK pin of PHY. Note that the 50MCLK pin must be pulled up at power-on.

Besides, Ethernet PHY and AT32F407VGT7 can be connected in MII mode. To do so, users need to modify resistors according to the footnotes that are shown in Schematics on page 5. In this case, the TXCLK and RXCLK of PHY are connected to the MII\_TX\_CLK (PC3) and MII\_RX\_CLK (PA1) of AT32F407VGT7, respectively.

Note that AT32F407VGT7 is connected to the PHY with the pin of remapping 1 configuration.

To simplify PCB design, the PHY does not have an external Flash memory to allocate the PHY address [3:0] at power-on. The PHY address [3:0] is set to 0x0 by default. After power-on, it is possible to re-configure PHY addresses through the SMI connector of PHY.

For complete information on Ethernet MAC and DM9162 of the AT32F407VGT7, please refer to their respective technical manual and data sheet.

If the LQFP100 I/O extension connectors J1 and J2, rather than DM9162, are used to connect to other Ethernet application boards, please refer to *Table 3* to disconnect AT32F407VGT7 from DM9162.

While evaluating other functions of the AT32F407VGT7 without using Ethernet, it is recommended to put DM9162 in reset state by enabling PC8 output low.

2023.9.11 13 Rev 1.30



# 3.11 $0 \Omega$ resistors

Table 3. 0  $\Omega$  resistor settings

Resistors State <sup>(1)</sup>		Description		
R13		When JP3 OFF, the microcontroller is directly powered by		
(Microcontroller power	ON	3.3 V		
consumption		When JP3 OFF, an ammeter can be connected to 3.3 V to		
measurement)	OFF	measure power consumption of the microcontroller (if no ammeter, the microcontroller cannot be powered)		
R4	ON	V <sub>BAT</sub> is connected to VDD		
(V <sub>BAT</sub> power supply)	OFF	V <sub>BAT</sub> is conflicted to V <sub>BB</sub> V <sub>BAT</sub> can be powered by the pin_6 V <sub>BAT</sub> of J2		
	+			
R5, R6, R7, R8	OFF, ON, ON, OFF	The crystal Y1 on board is used as LEXT clock source		
(LEXT)	ON, OFF, OFF, ON	LEXT clock source is from external PC14, or PC14 and		
D47	ON	PC15 are used as GPIOs.		
R17	ON	V <sub>REF+</sub> is connected to VDD		
(V <sub>REF+</sub> )	OFF	V <sub>REF+</sub> is connected to the J2 pin_21 or to the AREF of the		
	011 055	Arduino <sup>TM</sup> connector J3		
R19, R21	ON, OFF	User button B2 is connected to PA0		
(User button B2)	OFF, ON	User button B2 is connected to PC13		
R29, R30	OFF, OFF	When PA11 and PA12 used as USB, they are not		
(PA11, PA12)		connected to pin-20 and pin_21 of J1		
	ON, ON	When PA11 and PA12 are not used as USB, they are		
		connected to pin_20 and pin_21 of J1		
R62~R63, R66~R86	See the footnotes of	Ethernet MAC of AT32F407VGT is connected to DM9162		
(Ethernet PHY DM9162	Schematics on page 5	through RMII mode (R66 and R70 are 4.7 kΩ )		
signals)	See the footnotes of	Ethernet MAC of AT32F407VGT is connected to DM9162		
	Schematics on page 5	through MII mode		
	All OFF except R66 and	Ethernet MAC of AT32F407VGT7 is disconnected from		
	R70	DM9162 (in this case, AT-START-F403A board is a better		
	1470	choice)		
R39, R64	OFF, OFF	Y4 crystal is used as DM9162 clock source		
(Ethernet PHY DM9162	ON, ON	The CLKOUT (PA8) of the AT32F407VGT7 is used as		
clock input)		DM9162 clock source		
R31, R32, R33, R34	OFF, ON, OFF, ON	Arduino <sup>™</sup> A4 and A5 are connected to ADC_IN11 and		
(Arduino <sup>TM</sup> A4, A5)		ADC_IN10		
	ON, OFF, ON, OFF	Arduino™ A4 and A5 are connected to I2C1_SDA and		
		I2C1_SCL		
R35, R36	OFF, ON	Arduino™ D10 is connected to SPI1_SS		
(Arduino™ D10)	ON, OFF	Arduino <sup>™</sup> D10 is connected to PWM (TMR4 CH1)		



## 3.12 Extension connectors

## 3.12.1 Arduino™ Uno R3 extension connectors

Female plug J3~J6 and male J7 support standard Arduino<sup>™</sup> Uno R3 connector. Most of the daughter boards designed around Arduino<sup>™</sup> Uno R3 are fit to the AT-START-F407.

Note 1: The I/O ports of AT32F407VGT7 are 3.3 V compatible with Arduino™ Uno R3, but 5V incompatible.

Note 2: R17 must be OFF if there is a need to supply the pin\_8 (AREF) of J3 on the AT-START-F407 to the  $V_{REF+}$  on the AT32F407VGT7 through the Arduino<sup>TM</sup> Uno R3 daughter board.

Table 4. Arduino™ Uno R3 extension connectors

Commontore	Din No	Arduino	AT32F407	Function
Connectors	Pin No.	pin name	Pin name	Function
	1	NC	-	-
	2	IOREF	-	3.3V reference voltage
	3	RESET	NRST	External reset
J4	4	3.3V	-	3.3V input/output
(Power)	5	5V	-	5V input/output
	6	GND	-	Ground
	7	GND	-	Ground
	8	VIN	-	7~12V input/output
	1	AN0	PA0	ADC123_IN0
	2	AN1	PA1	ADC123_IN1
J6	3	AN2	PA4	ADC12_IN4
(Analog input)	4	AN3	PB0	ADC12_IN8
	5	AN4	PC1 or PB9 <sup>(1)</sup>	ADC123_IN11 or I2C1_SDA
	6	AN5	PC0 or PB8 <sup>(1)</sup>	ADC123_IN10 or I2C1_SCL
	1	D0	PA3	USART2_RX
	2	D1	PA2	USART2_TX
le.	3	D2	PA10	-
J5	4	D3	PB3	TMR2_CH2
(Logic input/output	5	D4	PB5	-
low byte)	6	D5	PB4	TMR3_CH1
	7	D6	PB10	TMR2_CH3
	8	D7	PA8 <sup>(2)</sup>	-
	1	D8	PA9	-
	2	D9	PC7	TMR3_CH2
	3	D10	PA15 or PB6 <sup>(1)(2)</sup>	SPI1_CS or TMR4_CH1
10	4	D11	PA7	TMR3_CH2 or SPI1_MOSI
J3 (Logic input/output	5	D12	PA6	SPI1_MISO
(Logic input/output high byte)	6	D13	PA5	SPI1_SCK
riigii byte)	7	GND	-	Ground
	8	AREF	-	V <sub>REF+</sub> input/output
	9	SDA	PB9	I2C1_SDA
	10	SCL	PB8	I2C1_SCL



# AT-START-F407 User Manual

Connectors	Pin No.	Arduino pin name	AT32F407 Pin name	Function
	1	MISO	PB14	SPI2_MISO
	2	5V	-	5V input/output
	3	SCK	PB13	SPI2_SCK
J7	4	MOSI	PB15	SPI2_MOSI
(Others)	5	RESET	NRST	External reset
	6	GND	-	Ground
	7	CS	PB12	SPI2_CS
	8	PB11	PB11	-

<sup>(1)</sup>  $0 \Omega$  resistor settings are shown in *Table 3*.

## 3.12.2 LQFP100 I/O extension connectors

The extension connectors J1 and J2 are used to connect the IO ports of the AT-START-F407 to external devices. All the I/O ports of AT32F407VGT7 are accessible. J1 and J2 can also be measured with the probe of oscilloscope, logic analyzer or voltmeter.

Note 1: R17 must be OFF if it is necessary to supply the pin\_21 (V<sub>REF+</sub>) of J2 on the AT-START-F403A, with an external power supply.

2023.9.11 16 Rev 1.30

<sup>(2)</sup> SPIM must be disabled and JP8 must select I/O side, otherwise PA8 and PB6 cannot be used.



# 4 Revision history

**Table 5. Document revision history** 

Date	Revision	Changes
2020.2.14	1.0	Initial release
		1. Modified LED3 to yellow
	1.1	2. Connected the TXEN of DM916 to PB11_E, not directly linked to
2020.5.12		AT32F407
2020.5.12		3. Modified the 51 $\Omega$ wire-wound resistor between AT32F407 and DM9162
		to 0 $\Omega$ bridge so that AT32F40 can be completely disconnected
		from DM9162.
	1.11	1. Changed the revision code of this document to 3 digits, with the first two
2020.9.23		for AT-START hardware version, and the last one for the document version.
		2. Added a recommendation on DM9162 usage in Section 3.9.
	1.20	1. Updated the version of AT-Link-EZ to 1.2, and adjusted two rows of CN7
		signals, and modified the silkscreen.
		2. Modified the CN2 silkscreen in accordance with Artery development tools.
2020.11.20		3. Added GND test pin ring for measurement purposes
2020.11.20		4. Optimized power layout and added a pull-down resistor R39 of DM9162
		XT1 pin to eliminate the disturbance from DM9162 TXCLK clock.
		5. Removed the 0 $\Omega$ resistor between the unused pins and microcontroller
		when DM9162 is in RMII mode.
2023.9.11	1.30	Added Ethernet PHY DM9162 25 MHz crystal



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

Purchasers are solely responsible for the selection and use of ARTERY's products and services, and ARTERY assumes no liability whatsoever relating to the choice, selection or use of the ARTERY products and services described herein

No license, express or implied, to any intellectual property rights is granted under this document. If any part of this document deals with any third party products or services, it shall not be deemed a license granted by ARTERY for the use of such third party products or services, or any intellectual property contained therein, or considered as a warranty regarding the use in any manner of such third party products or services or any intellectual property contained therein.

Unless otherwise specified in ARTERY's terms and conditions of sale, ARTERY provides no warranties, express or implied, regarding the use and/or sale of ARTERY products, including but not limited to any implied warranties of merchantability, fitness for a particular purpose (and their equivalents under the laws of any jurisdiction), or infringement on any patent, copyright or other intellectual property right.

Purchasers hereby agree that ARTERY's products are not designed or authorized for use in: (A) any application with special requirements of safety such as life support and active implantable device, or system with functional safety requirements; (B) any aircraft application; (C) any aerospace application or environment; (D) any weapon application, and/or (E) or other uses where the failure of the device or product could result in personal injury, death, property damage. Purchasers' unauthorized use of them in the aforementioned applications, even if with a written notice, is solely at purchasers' risk, and Purchasers are solely responsible for meeting all legal and regulatory requirements in such use.

Resale of ARTERY products with provisions different from the statements and/or technical characteristics stated in this document shall immediately void any warranty grant by ARTERY for ARTERY's products or services described herein and shall not create or expand any liability of ARTERY in any manner whatsoever.

© 2023 ARTERY Technology - All rights reserved