MLP yes! ILP no!

Work on memory level parallelism. Stop worrying about IPC.

Andy "Krazy" Glew glew@cs.wisc.edu, glew@hf.intel.com

ASPLOS 98 Wild and Crazy Ideas Session

Thought Experiment

Assume:

- Memory latency (cache miss latency) = 1000x ALU compute latency
- Memory bandwidth easy to obtain

Definitions

MLP

- = Memory Level Parallelism
- = Number cache misses simultaneously outstanding ✓ esp. for linked lists!


ILP = Instruction Level Parallelism ✓

IPC metric misleading (Inst. per Clock)

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

2



MLP ≠ IPC

- MLP \approx 4 cache misses outstanding
- IPC = $4 / 1004 \approx 0.004$
- Narrow machine ≈ Wide superscalar
 - e.g. AXPY (trivial MLP)

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

98/10/09 17:01 Glew: MLP yes! IPC no! (ASPLOS98)

Mindset

Microarchitecture Impact

- CPU idle waiting for memory
- Low IPC <1
- Present OOO CPUs

I-cache miss

D-cache miss critical path

non-critical 60

- **≥** Branch Prediction
- **▶** Data Value Prediction
- **≥** Prefetching
- **↑** Multithreading

Main Points

- Need changed mindset to seek MLP optimizations
- IPC a bad metric for ILP

Processors with low IPC can have high MLP

- deep instruction windows
- highly non-blocking caches
- MLP enablers
 - implicit multithreading
 - hardware skiplists
 - large microarchitecture data structures

e.g. main memory compression

98/10/09 17:01 Glew: MLP yes! IPC no! (ASPLOS98) 5 98/10/09 17:01

Pointer Chasing is critical


Large linked data structures

- e.g. 3D graphics "world"
- ∝ memory in size
- >> cache

Brute force doesn't help

- increasing window
- increasing frequency

Solution



skips ∝ memory

⇒ store in main memory

w. compression




98/10/09 17:01 Glew: MLP yes! IPC no! (ASPLOS98)

7

MLP processor sketch

Glew: MLP yes! IPC no! (ASPLOS98)



Conclusion

Inevitable forward march of ILP will continue

- the MT generations
 - explicit
 - implicit
- the MLP generation

No shortage of ideas

to make uniprocessors faster.

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

Q

Backup Slides

- •Slides not included in the short (8 minute) presentation,
- •answer likely questions
- •useful if slides photocopied

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

. .

Processors with low IPC can have high MLP

Examples

- Simplifying assumptions
 - AXPY:
 - simplest case unoptimized, other cases the usual: SW pipelining, accumulators, etc.
 - Linked Data Structures
 - randomized list / tree layout
 - independent visit functions

 $\underset{\mathsf{a}^*\mathbf{x},+\mathbf{y},}{\mathsf{AXPY}}$

EUs	Misses	Uarch	Time _N	Sketch
1	64	InO	N*1000	
16	64	000	N/64*1000	==
1	64	OOO	N/64*1000	==

98/10/09 17:01 Glew: MLP yes! IPC no! (ASPLOS98) 11 98/10/09 17:01 Glew: MLP yes! IPC no! (ASPLOS98) 12

Tree Traversal

 $V(p) \ \{ p \rightarrow l \&\& V(p \rightarrow l); p \rightarrow r \&\& V(p \rightarrow r); \\ VV(p); \}$

EUs	Misses	Uarch	Time _N	Sketch
1	64	InO	N*(1000+V)	
16	64	OOO	N*1000	
1	64	000	N*1000 + 64*4	
1	64	OOO + skiplists	N/m*1000 + 64*4	

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

13

Tree Algorithms

- Combinatoric explosion N-ary trees
- Traversal order skiplists ≈ threading
 - works if similar traversals repeated
- Searches
 - key equal searches \rightarrow hash tables
 - proximity and range searches
 - \rightarrow traversals

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

14

Caveats - Do I believe this s**t?

- Is there a memory wall? *YES*
- Do I care about branch prediction? YES, but in the MLP world it is a secondary effect.
- Do I care about IPC? In inner loops. Not when latency cache missing.
- Aren't circuits getting slower? NO.Wires are getting slower. Gates are still getting faster. Tricks make ALUs faster still.
- Isn't MLP a form of ILP? YES. IPC is not a metric of ILP.

Caveats - Do I believe this s**t?

Cache Hierarchies

- Multilevel cache hierarchies
 - latency = sqrt(size)
 - reportedly of diminishing effectiveness
 - large working set applications? (not SPEC95)

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

Alternate MLP architecture

- SW skip lists
 - library data structures(STL)
 - or, compiler...
- Prefetch instructions
 - Eager prefetch of linked data structures ⇒ less speedup than hardware MLP if tree nodes big
 - Traversal order threading + skip lists ⇒ same speedup as hardware MLP

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

17

least

Unused Slides

• The following slides are not used in the current MLP presentation, and contain new information. E.g. they are skipped just because of time.

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

18

Data structures + MLP

- Arrays: trivial; easy MLP
- Linear linked lists: skip lists work
- N-ary Trees
 - combinatoric explosion
 - traversals easier to parallelize than searches esp. proximity searches
- Hash tables
 - already minimally cache missing
 - conflicts: hash probing >_{MLP} chaining

most

Large Instruction Windows

Brute Force

- large windows spill to RAM
- cache frequently used parts

Expandable, Split, Instruction Windows

Sohi / Multiscalar

Forget / Recompute

- 2+ windows
- retirement (=OOO)
- non-blocking

Oldest instruction blocked

- ⇒ advance window marking result unknown.
- Mispredict
- ⇒ set non-blocking window
- = retirement window.

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

20

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

Datascalar

- Limited MLP help
- E.g. 4-way datascalar (planar)

$$\Rightarrow$$
 $M_{\text{size}}/4$, $M_{\text{latency}}/2$ - faster

 \Rightarrow Interconnect delay = $M_{latency}/2$

Linked list, randomized:

$$^{1/4}$$
 $M_{latency}/2 + ^{3/4}$ $M_{latency}/2 = M_{latency}/2$

• N-way:

$$\frac{1}{N}\sqrt{\frac{1}{N}} + \frac{N-1}{N} \left(L_{\text{interconne ct}} \xrightarrow{\geq} M_{\text{latency}} \sqrt{\frac{1}{2}} \right)$$

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

Processors with low IPC can have high MLP

Examples

Here:

• AXPY

• Linear Linked List Backup:

• Tree Traversal

** 3D graphics

large linked structures

≈ memory
>> cache
randomized

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

22

Processors with low IPC can have high MLP

$\underset{A \times X_i + Y_i}{\text{AXPY}}$

Wide Superscalar CPU

Narrow CPU

4 misses deep

6 misses deep





23

Many cache misses \Rightarrow Narrow - Wide = small startup cost Why not spend HW on cache misses, not superscalar EUs?

Processors with low IPC can have high MLP

Linear Linked List

for(p=hd;p=p→nxt;) visit(p)

EUs	Misses	Uarch	Time _N	Sketch
1	*	InO	N*(1000+V)	
16	64	000	N*1000	
1	64	000	N*1000 + 64*4	
1	64	OOO + skiplists _m	N/m*1000 + 64*4	==

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

MLP enablers

Skip Lists

- Convert list to tree
- \Rightarrow eager prefetch now helps \Rightarrow MLP=m
- Can be done by
 - software (library, compiler?)
 - hardware
 - store skip pointers in (compressed) main memory

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

25

MLP enablers

Large µarch Data Structures

Problem	Solution
HW skip lists	Store in main
≥ 1 pointer per node	memory
	compress
	reserve
Large Instruction	Spill to reserved RAM
Window	Cache physical
	registers
	Forget / recompute

Compressed Data

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

26

MLP processor

super non-blocking

- Narrow EUs
 - wide inner loops?
- Deep instruction window
 - cached / spilled toRAM
 - forget / recompute
- Deeply non-blocking cache

- HW skiplists
 - stored in main memory with compression
- Smart Sequential Algorithms
 - Belady lookahead in instruction window
- Dynamic MT

More Backups

Non-obsolete slides added to end because of paper's updateable qualities

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)

Caveats - Do I believe this s**t?

Speed, Voltage, Power

- Brainiacs vs. Speed Demons
 - déjà vu all over again
- Power

 - Superscalar parallelism to save power
 may be a good thing
 ≠₂ performance

- Speed is fungible with superscalarness
 - 8GHz 1-way
 - = 1 GHz 8-way
 - if circuit speeds trade off
 - sequential always easier than parallel

98/10/09 17:01 Glew: MLP yes! IPC no! (ASPLOS98)

ASPLOS98)

Caveats - Do I believe this s**t?

Workloads

- Unabashedly single-user
 - servers can use MT
- Q: next killer app.?
 - Is there one?
 - Does it fit in cache? Glew: no.
 - Probably something like 3D graphics virtual worlds.

98/10/09 17:01

Glew: MLP yes! IPC no! (ASPLOS98)