Andy Wanna

J 404-660-0194 — ■ awanna3@gatech.edu — ♦ Web Page — 🛅 LinkedIn — 📢 GitHub

Summary — Computer engineering PhD Student focusing on improving hardware design automation and optimization for modern AI and cryptographic workloads. I aim to develop and apply the skills gained through research to practical industry tools and solutions in hardware processor design.

Education

Georgia Institute of Technology 2024 – 2029

Ph.D. in Electronic and Computer Engineering

Imperial College London 2020 – 2024

Masters of Engineering in Electronic and Information Engineering - 1st Class Honours (4.0 GPA)

Dean's List 3^{rd} Year (Top 10%), Dean's List 4^{th} Year (Top 5%)

Dharan High School 2018 – 2020

Technical Experience

Numerical Hardware Engineer Intern at Intel

Jun 2024 - Aug 2024

- Automated mixed-precision floating point multiplier design optimization in Rust using E-Graphs
- Investigated glitch power minimization in hardware designs using Integer Linear Programming
- Explored techniques and methods for optimal dot-product hardware units

FPGA Engineering Co-Op at Quantum Motion

Apr 2023 - Oct 2023

- Designed and integrated bespoke signal generator for High-Speed Qubit Feedback on an FPGA
- Built custom Python code-base using PYNQ and QICK interface with the FPGA
- Programmed RP2040 MicroController to communicate using TCP/IP over ethernet connections in C

Analogue and Digital IC Validation Intern at Quantum Motion

Jul 2022 – Oct 2022

- Validated operation of Ring Oscillator hardware on silicon chips
- Analysed transistor properties across a range of chips, at room and cryogenic Temperatures (2K) with Python

Research Experience

Hardware Accelerator Generation and Optimization for Cryptographic Primitives Georgia Tech

Aug 2024 - Present

- Automatically applying HLS Optimizations to Cryptographic Primitives, using E-Graphs to generate formally verified cryptographic accelerators for resource-constrained hardware.
- Developing surrounding C-to-RTL HLS workflow to guarantee the correctness and optimal accelerator PPA

Quantifying and Automating Interpretability for Deep Learning

Oct 2023 - Jun 2024

Imperial College London - Final Year Project - Primary Author

- Designed metric to quantitatively evaluate the interpretability of a deep learning model, enabling trade-off analysis
- Developed an automated workflow to add interpretability to CNNs, achieving up to an 84% inference latency improvement over the manual INN model
- Demonstrated comparable interpretability results on standard CNNs with state-of-the-art GradCAM methods
- Submitted to AAAI 2025

OptiMult - Multiplier Optimization via E-Graph Rewriting

Dec 2022 - Sep 2023

Imperial College London - Undergraduate Research - Primary Author

- Created tool in Rust to compile hardware arithmetic expressions into optimized representations for area and latency.
- Demonstrated up to a 46% latency reduction in squarer circuits and 9% latency reduction in general multiplication against industry standard logic synthesis tools.
- Presented at ASILOMAR 2023 Available Here

Notable Projects

Deep Learning Activation Function Hardware Accelerators in SystemVerilog	Jan 2024 - Mar 2024
Deep Learning Models in PyTorch - U-Net, VAE Transformer, DCGAN	Jan 2023 - Mar 2024
Cosine Accelerator on FPGA in SystemVerilog	Jan 2023 - Mar 2023
C to MIPS Compiler in C++ & MIPS 32-bit CPU in System Verilog	Nov 2021 - Mar 2022

Skills

Programming C/C++, Python, Rust, CUDA **Hardware** SystemVerilog, HLS, Vitis, Quartus **Software** Git, AWS, SQL Machine Learning PyTorch, Nvidia TensorRT, Quantization Technology FPGAs, GPUs, Microcontrollers Languages English, Arabic, French