High Performance Computing with GPU

Semester Project

Group Information – Section B

Group Members

Hamza Saleem 22i-1185

Abdullah Mehmood 22i-1167

Aneeq Ahmed Malik22i-0978

Problem under Discussion

- MNIST Dataset: 60,000 training, 10,000 test images (28x28 pixels)
- Neural Network: 784 (input) \rightarrow 128 (hidden) \rightarrow 10 (output).
- Challenge: CPU sequential processing limits performance
- Solution: Leverage GPU parallelism for acceleration
- Approach: Four versions (V1: CPU, V2: Naive CUDA, V3: Optimized CUDA, V4: cuBLAS)
- Github: https://github.com/Aneeq-Ahmed-Malik/Neural-Network-Acceleration-on-GPUs

Initial Implementation – CPU Version

- Description: C-based, processes images sequentially
- Components: Matrix multiplications: W1 (128x784), W2 (10x128)
- Stochastic Gradient Descent for forward/backward passes




Figure 1: Call Graph of the Neural Network Application


Towards V2 – Forward


```
// Forward pass
void forward(// params) {
    for (int i = 0; i < HIDDEN_SIZE; i++) {</pre>
        hidden[i] = net->b1[i];
        for (int j = 0; j < INPUT_SIZE; j++)</pre>
                                                               compute_hidden
             hidden[i] += net->W1[i][j] * input[j];
    relu(hidden, HIDDEN_SIZE);
    for (int i = 0; i < OUTPUT SIZE; i++) {</pre>
        output[i] = net->b2[i];
                                                               compute_output
        for (int j = 0; j < HIDDEN_SIZE; j++)</pre>
            output[i] += net->W2[i][j] * hidden[j];
                                                                  softmax
    softmax(output, OUTPUT_SIZE);
```

Towards V2 – Backward

```
void backward(//params) {
    for (int i = 0; i < OUTPUT SIZE; i++)</pre>
                                                                            d_hidden
        d output[i] = output[i] - target[i];
    for (int i = 0; i < HIDDEN_SIZE; i++) {</pre>
        d hidden[i] = 0;
        for (int j = 0; j < OUTPUT SIZE; j++)
                                                                            d_output
            d hidden[i] += net->W2[j][i] * d output[j];
        d hidden[i] *= (hidden[i] > 0);
    for (int i = 0; i < OUTPUT SIZE; i++)</pre>
        for (int j = 0; j < HIDDEN SIZE; j++)
                                                                                    out
            net->W2[i][j] -= LEARNING_RATE * d_output[i] * hidden[j];
                                                                                 weights
    for (int i = 0; i < OUTPUT SIZE; i++)</pre>
        net->b2[i] -= LEARNING RATE * d output[i];
    for (int i = 0; i < HIDDEN SIZE; i++)</pre>
        for (int j = 0; j < INPUT SIZE; j++)
                                                                                    hid
            net->W1[i][j] -= LEARNING RATE * d hidden[i] * input[j];
                                                                                  weights
    for (int i = 0; i < HIDDEN SIZE; i++)</pre>
        net->b1[i] -= LEARNING RATE * d hidden[i];
```

Version – 2: Performance





Values show speedup factor compared to V1 baseline

Towards V3.1: Shared Memory (1)


```
_global___ void compute_hidden_layer(// params) { Note: 2 more kernels
                                                   follow the same pattern
  int i = threadIdx.x;
  if (i < HIDDEN_SIZE) {</pre>
      double sum = net->b1[i];
      for (int j = 0; j < INPUT_SIZE; j++)
           sum += net->W1[i * INPUT_SIZE + j] * input[j];
      hidden[i] = (sum > 0.0) ? sum : 0.0;
                                                           Reuse
_global___ void compute_output_layer(// params) {
  int i = threadIdx.x;
  if (i < OUTPUT SIZE) {</pre>
      double sum = net->b2[i];
      for (int j = 0; j < HIDDEN SIZE; j++)
          sum += net->W2[i * HIDDEN_SIZE + j] * hidden[j];
      output[i] = exp(sum);
```

Towards V3.1: Shared Memory (2)

```
global void compute hidden layer(//params) {
                                        Local Id
  int i = threadIdx.x;
    _shared___ double s_input[INPUT_SIZE];
                                                   SharedMem
  s input[i] = input[i];
   _syncthreads();
                                  Local sync
  if (i < HIDDEN_SIZE) {</pre>
      double sum = net->b1[i];
      for (int j = 0; j < INPUT_SIZE; j++)
                                                  s_input[j];
          sum += net->W1[i * INPUT SIZE + j]
      hidden[i] = (sum > 0.0) ? sum : 0.0;
                                                    Use Shared
  Note: Other kernels
  follow the same pattern
```

Version – 3.1: Performance

Performance Comparison: V1 to V3.1



Values show speedup factor compared to V1 baseline


Towards V3.2: Cuda Streams (1)


```
void train(// params) {
    double* hidden, *output
    double* d hidden, *d output, *d input, *d label;
    // cuda Malloc & malloc for all device/host variables
    for (int epoch = 0; epoch < EPOCHS; epoch++) {
        for (int i = 0; i < numImages; i++) {
            cudaMemcpy(d_input, images[i], size_t, H2D);
             forward_cuda(net, d_input, d_output, d_hidden);
            cudaMemcpy(d_label, labels[i], size_t, H2D);
dependent
            backward_cuda(net, d_input, d_hidden, d_output, d_label);
             cudaMemcpy(output, d output,size t, D2H);
                                                But d_input & d_label of
            // Compute loss & accuracy
                                                 next iter can overlap
                                                backward of current iter
                             HPC Semester Project
                                                                      10
```

Towards V3.2: Cuda Streams (2)

```
void train(// params) {
    cudaMemcpyAsync(d_input, images[0], size, H2D, streams[0]);
    cudaMemcpyAsync(d label, labels[0], size, H2D, streams[0]);
    for ( /* epoch loop */ ) {
        forward_cuda(/*same*/, streams[0]);
        for ( /* numImages loop */ ) {
            int curr str = i \% 2, next str = (i + 1) \% 2;
            backward cuda(/*same*/,streams[curr str]);
            cudaMemcpyAsync(/* output */, streams[curr str]);
            if (i + 1 < numImages)
 overlap
                cudaMemcpyAsync(/* input */, streams[next str]);
                cudaMemcpyAsync(/* label */, streams[next str]);
            cudaStreamSynchronize(streams[curr str]);
            forward_cuda(/*same*/,streams[next_str]);
        }
                              HPC Semester Project
```

Version – 3.2: Performance





Values show speedup factor compared to V1 baseline

Towards V3.3: Batch Processing (2)

- Problem: Still processing one image at a time → high overhead.
- Idea: Process multiple images simultaneously in a batch (e.g., 64 images).
- Implementation:
 - Allocate memory for entire batch.
 - Launch forward and backward CUDA kernels for the batch.
 - Use CUDA streams to overlap batches.

Impact:

- Reduces kernel launch overhead.
- Increases GPU utilization.
- Significant speedup compared to single image processing.


Drawback:

- Small loss in accuracy at large batch sizes.
- Less frequent weight updates (compared to per-image SGD).

Towards V3.3: Batch Processing (2)


```
void train(//params) {
    for (int b = 0; b < min(BATCH SIZE, numImages); b++) {</pre>
        cudaMemcpyAsync(d_input[0] + b * INPUT_SIZE, /*same*/);
        cudaMemcpyAsync(d_label[0] + b * NUM_CLASSES, /*same*/);
    for (/*epoch loop*/) {
        forward_cuda(/*same*/, streams[0]);
        for (int i = 0; i < numImages; i += BATCH_SIZE)
                                                                     Batch
           int batch size = min(BATCH SIZE, numImages - i);
                                                                     Copy
            if (i + BATCH SIZE < numImages) {</pre>
                int next_batch_size = min(BATCH_SIZE,
  Batch
                numImages - (i + BATCH_SIZE));
  Copy
                for (int b = 0; b < next batch size; b++) {
                        cudaMemcpyAsync(/* input */, streams[next str]);
                        cudaMemcpyAsync(/* label */, streams[next str]);
```

Version – 3.3: Performance



Version – 3.3: Drawback





Note: CPU accuracies shown as small horizontal lines near y-axis.

Towards V3.4: FP32 Processing

- Problem: Double precision (double) variables consume more memory and cause slower memory transfers on GPU.
- Idea: Switch to single precision (float, FP32) for faster computation and lower memory usage.
- Implementation:
 - Templatized the code: (template<typename T>), so they work for both float and double.


• Impact:


- Reduced memory consumption.
- Faster memory transfers between CPU and GPU.
- Increased kernel execution speed.
- Improved training time significantly.

Drawback:

 Minor risk of numerical precision loss (but no noticeable accuracy drop for MNIST).

Version – 3.4: Performance





Values show speedup factor compared to V1 baseline


Towards V3.5: Evaluation Kernel (1)


```
void evaluate(// params) {
    int correct = 0;
    double* hidden = (double*)malloc(sizeof(double) * HIDDEN SIZE);
    double* output = (double*)malloc(sizeof(double) * OUTPUT SIZE);
    double* d hidden, *d output, *d input;
    // initialize device memory
    for (int i = 0; i < numImages; i++) {
        cudaMemcpy(d input, images[i], size, H2D);
        forward_cuda(net, d_input, d_output, d_hidden, 0);
        cudaMemcpy(output, double to the D2H);
        int pred = 0, actual dependency
        for (int j = 0; j \leftarrow 0) \{j \leftarrow 0\}
            if (output[j] > output[pred]) pred = j;
            if (labels[i][j] > labels[i][actual]) actual = j;
        if (pred == actual) correct++;
    }
```

Towards V3.5: Evaluation Kernel (2)

```
void evaluate(// params) {
    int correct = 0;
    T* output = (T*)malloc(sizeof(T) * OUTPUT SIZE * numImages);
    T *d input, *d hidden, *d output;
    cudaMalloc((void**)&d input, sizeof(T) * INPUT SIZE
                                                              numImages);
    cudaMalloc((void**)&d_hidden, sizeof(T) * HIDDEN_SIZE *
                                                              numImages);
    cudaMalloc((void**)&d output, sizeof(T) * OUTPUT SIZE *
                                                              numImages);
    for (int i = 0; i < numImages; i++)</pre>
        cudaMemcpyAsync(d_input + i * INPUT_SIZE, images[i], size, H2D);
    forward_cuda_eval(net, d_input, d_output, d_hidden, numImages);
    // Copy full output back to host
    cudaMemcpy(output, d output, size , D2H);
                                                            BatchSize
    // Accuracy calculation
    for (int i = 0; i < numImages; i++) {</pre>
       // same check pred
                              HPC Semester Project
                                                                         20
```

Version – 3.5: Performance





Values above bars show speedup factor compared to V1 baseline

Towards V4: Tensor Cores

- Problem: Even after optimization, custom CUDA kernels were slower than what optimized libraries could achieve.
- Idea: Replace manual matrix multiplications with highly-optimized cuBLAS library functions.


```
_global___ void compute_hidden_layer(//params) {
  int i = threadIdx.x;
  shared__ double s_input[INPUT_SIZE];
  s_input[i] = input[i];
                                                   Mat Mul of
  syncthreads();
                                             (128 \times 784) \times (784 \times 1)
  if (i < HIDDEN SIZE) {</pre>
      double sum = net->b1[i];
      for (int j = 0; j < INPUT_SIZE; j++)
           sum += net->W1[i * INPUT_SIZE + j] * s_input[j];
      hidden[i] = (sum > 0.0) ? sum : 0.0;
```


Towards V4: Tensor Cores

Implementation:

- Used cublasSgemm() to perform fast batched matrix multiplications
- It computes $C = a \times (A \times B) + \beta \times C$ (column major)
- A and B are input matrices, C is the output matrix
- alpha and beta are scaling factors (usually 1 and 0).
- Here, $C_{128 X 1} = A_{128 X 784} X B_{784 X 1}$

Version – 4: Performance





Numbers above bars show speedup relative to V1 (CPU version)

Any Question So Far?

