

uEVB Copyright 2018 RHS Research LLC

Title	
Block Diagram	
Size	Number
Rev	
Date	Drawn by
Filename	Sheet


The schematic diagram illustrates the power supply section of a PCB, featuring four DC-DC converters (U1, U11, U12, U2) and their associated components. The input is +3V3. The outputs are +1V0_FPGA_CORE (0.5A), +1V0_FPGA_MGTAVCC (0.5A), +1V2_FPGA_MGTAVTT (1.6A), +1V8_FPGA_AUX (600mA), +2V5_FPGA_IO (500mA), and +2V5_FPGA_CORE (500mA). The diagram includes various capacitors (C36, C37, C31, C32, C33, C34, C35), inductors (L2), diodes (D2), and resistors (R18).

1.0V 0.5A


1.2V 1.6A

1.8V 600mA




2.5V 500mA




Title	
Power	
Size	Number
Date	Drawn by
Filename	Sheet




MGT Decouplers




Title														
FPGA power and decoupling		<table><tr><th>Bars</th><th>Value</th></tr><tr><td>0</td><td></td></tr><tr><td>1 (A)</td><td>0.1uF</td></tr><tr><td>2 (B)</td><td>4.7uF</td></tr><tr><td>3 (C)</td><td>0.47uF</td></tr></table>	Bars	Value	0		1 (A)	0.1uF	2 (B)	4.7uF	3 (C)	0.47uF		
Bars	Value													
0														
1 (A)	0.1uF													
2 (B)	4.7uF													
3 (C)	0.47uF													
Size	Number		Rev											
Date		Drawn by												
Filename		Sheet												



Title		
FPGA I/O decoupling		
Size	Number	Rev
Date		Drawn by
Filename		Sheet




Title		
DRAM Power and decoupling		
Size	Number	Rev
Date		Drawn by
Filename		Sheet







DDR Termination




200MHz DDR clock



U7.8




FPGA VTTRef decouplers





+1V5 VDDQ

GND DIGITAL

Title	
DDR	
Size	Number
Date	Drawn by
Filename	Sheet






Title		
FPGA-MGT		
Size	Number	Rev
Date		Drawn by
Filename		Sheet



PCIE_DIO

2.5V LVDS pairs
+ 3.3V Multi purpose

Multi-purpose duplicated



User LEDs

Title		
FPGA-IO		
Size	Number	Rev
Date		Drawn by
Filename		Sheet

REV	DESC
--	Initial design
R1	Replaced core supply w/12A supply. Fixed pinout of U1. Fixed FPGA T6/R1 pins.

Title		
Revision history		
Size	Number	Rev
		R1
2018-05-11		DPR
uEVB		Sheet