




uEVB Copyright 2018 RHS Research LLC

Title	
Block Diagram	
Size	Number
Rev	
Date	Drawn by
Filename	Sheet




Voltage	Current	Purpose
+1.5	3A	DDR3 VDD
+0.75	1.5A	DDR VTT
+0.75	100mA	DDR VTT ref
+1.0	12A	FPGA core
+1.0	0.5A	MGT supply
+1.2	1A	MGT supply
+1.8	0.6A	FPGA Aux
+2.5	2.5V	LVDS I/O




Title		
Power		
Size	Number	Rev
Date		Drawn by
Filename		Sheet




MGT Decouplers




Title		FPGA power and decoupling	
Size	Number	Bars	Value
		0	
		1 (A)	0.1uF
		2 (B)	4.7uF
		3 (C)	0.47uF
Date	Drawn by		
Filename	Sheet		
		Rev	



Title		
FPGA I/O decoupling		
Size	Number	Rev
Date		Drawn by
Filename		Sheet




Title		
DRAM Power and decoupling		
Size	Number	Rev
Date		Drawn by
Filename		Sheet



## VTT Island decouplers

## DDR Termination

VTT



## 200MHz DDR clock

+2V5\_FPGA\_IO

C24

0.1uF

GND\_DIGITAL

X1

EN

NC

VDD

GND

OUT

OUT

ASDMPLV-200.000MHZ-LR-T

R9

2

1

GND\_DIGITAL

## U7.8

Bank 15

IO\_0\_15\_NA  
IO\_25\_15\_NA  
IO\_L1N\_T0\_AD0N\_15\_0  
IO\_L1P\_T0\_AD0P\_15\_0  
IO\_L2N\_T0\_AD8N\_15\_0  
IO\_L2P\_T0\_AD8P\_15\_0  
IO\_L3N\_T0\_DQS\_AD1N\_15\_0  
IO\_L3P\_T0\_DQS\_AD1P\_15\_0  
IO\_L4N\_T0\_15\_0  
IO\_L4P\_T0\_15\_0  
IO\_L5N\_T0\_AD9N\_15\_0  
IO\_L5P\_T0\_AD9P\_15\_0  
IO\_L6N\_T0\_VREF\_15\_0  
IO\_L6P\_T0\_15\_0  
IO\_L7N\_T1\_AD2N\_15\_1  
IO\_L7P\_T1\_AD2P\_15\_1  
IO\_L8N\_T1\_AD10N\_15\_1  
IO\_L8P\_T1\_AD10P\_15\_1  
IO\_L9N\_T1\_DQS\_AD3N\_15\_1  
IO\_L9P\_T1\_DQS\_AD3P\_15\_1  
IO\_L10N\_T1\_AD11N\_15\_1  
IO\_L10P\_T1\_AD11P\_15\_1  
IO\_L11N\_T1\_SRCC\_15\_1  
IO\_L11P\_T1\_SRCC\_15\_1  
IO\_L12N\_T1\_MRCC\_15\_1  
IO\_L12P\_T1\_MRCC\_15\_1  
IO\_L13N\_T2\_MRCC\_15\_2  
IO\_L13P\_T2\_MRCC\_15\_2  
IO\_L14N\_T2\_SRCC\_15\_2  
IO\_L14P\_T2\_SRCC\_15\_2  
IO\_L15N\_T2\_DQS\_ADV\_B\_15\_2  
IO\_L15P\_T2\_DQS\_15\_2  
IO\_L16N\_T2\_A27\_15\_2  
IO\_L16P\_T2\_A28\_15\_2  
IO\_L17N\_T2\_A25\_15\_2  
IO\_L17P\_T2\_A26\_15\_2  
IO\_L18N\_T2\_A23\_15\_2  
IO\_L18P\_T2\_A24\_15\_2  
IO\_L19N\_T3\_A21\_VREF\_15\_3  
IO\_L19P\_T3\_A22\_15\_3  
IO\_L20N\_T3\_A19\_15\_3  
IO\_L20P\_T3\_A20\_15\_3  
IO\_L21N\_T3\_DQS\_A18\_15\_3  
IO\_L21P\_T3\_DQS\_15\_3  
IO\_L22N\_T3\_A16\_15\_3  
IO\_L22P\_T3\_A17\_15\_3  
IO\_L23N\_T3\_FWE\_B\_15\_3  
IO\_L23P\_T3\_FOE\_B\_15\_3  
IO\_L24N\_T3\_RS0\_15\_3  
IO\_L24P\_T3\_RS1\_15\_3

## U7.2

## BANK 16

IO\_0\_16\_NA  
IO\_25\_16\_NA  
IO\_L1N\_T0\_16\_0  
IO\_L1P\_T0\_16\_0  
IO\_L2N\_T0\_16\_0  
IO\_L2P\_T0\_16\_0  
IO\_L3N\_T0\_DQS\_16\_0  
IO\_L3P\_T0\_DQS\_16\_0  
IO\_L4N\_T0\_16\_0  
IO\_L4P\_T0\_16\_0  
IO\_L5N\_T0\_16\_0  
IO\_L5P\_T0\_16\_0  
IO\_L6N\_T0\_VREF\_16\_0  
IO\_L6P\_T0\_16\_0  
IO\_L7N\_T1\_16\_1  
IO\_L7P\_T1\_16\_1  
IO\_L8N\_T1\_16\_1  
IO\_L8P\_T1\_16\_1  
IO\_L9N\_T1\_DQS\_16\_1  
IO\_L9P\_T1\_DQS\_16\_1  
IO\_L10N\_T1\_16\_1  
IO\_L10P\_T1\_16\_1  
IO\_L11N\_T1\_SRCC\_16\_1  
IO\_L11P\_T1\_SRCC\_16\_1  
IO\_L12N\_T1\_MRCC\_16\_1  
IO\_L12P\_T1\_MRCC\_16\_1  
IO\_L13N\_T2\_MRCC\_16\_2  
IO\_L13P\_T2\_MRCC\_16\_2  
IO\_L14N\_T2\_SRCC\_16\_2  
IO\_L14P\_T2\_SRCC\_16\_2  
IO\_L15N\_T2\_DQS\_16\_2  
IO\_L15P\_T2\_DQS\_16\_2  
IO\_L16N\_T2\_16\_2  
IO\_L16P\_T2\_16\_2  
IO\_L17N\_T2\_16\_2  
IO\_L17P\_T2\_16\_2  
IO\_L18N\_T2\_16\_2  
IO\_L18P\_T2\_16\_2  
IO\_L19N\_T3\_VREF\_16\_3  
IO\_L19P\_T3\_16\_3  
IO\_L20N\_T3\_16\_3  
IO\_L20P\_T3\_16\_3  
IO\_L21N\_T3\_DQS\_16\_3  
IO\_L21P\_T3\_DQS\_16\_3  
IO\_L22N\_T3\_16\_3  
IO\_L22P\_T3\_16\_3  
IO\_L23N\_T3\_16\_3  
IO\_L23P\_T3\_16\_3  
IO\_L24N\_T3\_16\_3  
IO\_L24P\_T3\_16\_3

## FPGA VTTRef decouplers

DDR\_VREF

VTTREF

C44

0.1uF

GND

C45

0.1uF

GND

## U6.1

## DDR3

DQ0 F3  
DQ1 F7  
DQ2 F2  
DQ3 F8  
DQ4 H3  
DQ5 H8  
DQ6 G2  
DQ7 H7  
DM0 E7  
DQSL\_N G3  
DQSL\_P F3  
DQ8 D7  
DQ9 C3  
DQ10 C8  
DQ11 C2  
DQ12 A7  
DQ13 A2  
DQ14 B8  
DQ15 A3  
DM1 D3  
DQSU\_N B7  
DQSU\_P C7  
DQL0 A0  
DQL1 A1  
DQL2 A2  
DQL3 A3  
DQL4 A4  
DQL5 A5  
DQL6 A6  
DQL7 A7  
DQSL\_n R3  
DQSL\_p L7  
DQ00 A10/AP  
DQ01 A11  
DQ02 A12/BC  
DQ03 A13  
DQ04 A14  
DQ05 A15  
DQ06 BA0  
DQ07 BA1  
DQ08 BA2  
DMU WE  
DQSU\_n J3  
DQSU\_p J3  
RAS J3  
CAS K3  
CS0 L2  
ODT0 K1  
CKE0 K9  
ZQ0 L1  
CS1 J1  
ODT1 J9  
CKE1 J9  
ZQ1 L9  
CK\_n K7  
CK\_p J7  
RESET T2

## Title

DDR

Size

Number


Rev

Date

Drawn by




Filename

Sheet






Title		
FPGA-MGT		
Size	Number	Rev
Date		Drawn by
Filename		Sheet





User LEDs



Title		
FPGA-IO		
Size	Number	Rev
Date		Drawn by
Filename		Sheet

REV	DESC
--	Initial design
R1	Replaced core supply w/12A supply. Fixed pinout of U1. Fixed FPGA T6/R1 pins.

Title		
Revision history		
Size	Number	Rev
		R1
2018-05-11		DPR
uEVB		Sheet