




uEVB Copyright 2018 RHS Research LLC	Title		
	Block Diagram		
	Size Number		Rev
	Date	Drawn by	
	Filename	Sheet	


















Title			
FPGA power and decoupling			
Size	Number		Rev
Date Drawn by			
Filename		Sheet	







Title				
DRAM Power and decoupling				
Size	ize Number		Rev	
Date		Drawn by		
Filename		Sheet		








Title				
FPGA-MGT				
Size	e Number		Rev	
Date		Drawn by		
Filename		Sheet	Sheet	





REV	Date	DESC
A4	7/23/2018	Added 3.3V connector for fan.  1V core power now uses single reference voltage  Added SMBus interface  Bank 13 now 1.8V instead of 3.3 (for above)
A3	7/9/2018	Added mouting hole 3 for M.2 end
R2	5/21/2018	Added ODT signal Added LED signal to M.2 edge Swapped PCIe TX/RX
R1		Replaced core supply w/12A supply. Fixed pinout of U1. Fixed FPGA T6/R1 pins.

Title				
Revision history				
Size	e Number		Rev	
			R2	
2018-05-11		DPR		
uEVB		Sheet		