


uEVb Copyright 2018 RHS Research LLC




| | |
|---------------|----------|
| Title | |
| Block Diagram | |
| Size | Number |
| Rev | |
| Date | Drawn by |
| Filename | Sheet |

| Voltage | Current | Purpose |
|---------|---------|-------------|
| +1.5 | 3A | DDR3 VDD |
| +0.75 | 1.5A | DDR VTT |
| +0.75 | 100mA | DDR VTT ref |
| +1.0 | 6A | FPGA core |
| +1.0 | 0.5A | MGT supply |
| +1.2 | 1A | MGT supply |
| +1.8 | 0.6A | FPGA Aux |
| +2.5 | 2.5V | LVDS I/O |




| | | |
|----------|----------|-----|
| Title | | |
| Power | | |
| Size | Number | Rev |
| Date | Drawn by | |
| Filename | Sheet | |


| Bank | Voltage | Purpose |
|------|---------|--------------------|
| 0 | 3.3 | SPI, JTAG |
| 13 | 3.3 | Unused (NA on A50) |
| 14 | 3.3 | Config & 3.3V IO |
| 15 | 1.5 | DDR Addr/CTL |
| 16 | 1.5 | DDR data |
| 34 | 2.5 | LVDS I/O |
| 35 | 3.3 | Unused |




Bank 15, 16:DDR



| | | | | | | | | | | | | | | |
|---------------------------|--------|--|------|-------|---|--|-------|--|-------|-------|-------|--------|--|--|
| Title | | | | | | | | | | | | | | |
| FPGA power and decoupling | | <table><tr><td>Bars</td><td>Value</td></tr><tr><td>0</td><td></td></tr><tr><td>1 (A)</td><td></td></tr><tr><td>2 (B)</td><td>4.7uF</td></tr><tr><td>3 (C)</td><td>0.47uF</td></tr></table> | Bars | Value | 0 | | 1 (A) | | 2 (B) | 4.7uF | 3 (C) | 0.47uF | | |
| Bars | Value | | | | | | | | | | | | | |
| 0 | | | | | | | | | | | | | | |
| 1 (A) | | | | | | | | | | | | | | |
| 2 (B) | 4.7uF | | | | | | | | | | | | | |
| 3 (C) | 0.47uF | | | | | | | | | | | | | |
| Size | Number | | Rev | | | | | | | | | | | |
| Date | | Drawn by | | | | | | | | | | | | |
| Filename | | Sheet | | | | | | | | | | | | |




| | | |
|---------------------------|--------|----------|
| Title | | |
| DRAM Power and decoupling | | |
| Size | Number | Rev |
| Date | | Drawn by |
| Filename | | Sheet |




DDR Termination


VTT



200MHz DDR clock




U7.8




U7.2

BANK 16




U6.1

DDR3



+1V5_VDDQ



FPGA VTTRef decouplers

Title

DDR

Size

Number






Rev

Date

Filename


| | |
|----------|--|
| Drawn by | |
|----------|--|

Sheet



LVDS 2.5

U7.9



| | | |
|----------|--------|----------|
| Title | | |
| FPGA-IO | | |
| Size | Number | Rev |
| Date | | Drawn by |
| Filename | | Sheet |