




uEVB Copyright 2018 RHS Research LLC	Title		
	Block Diagram		
	Size Number		Rev
	Date	Drawn by	
	Filename	Sheet	


















Title			
FPGA power and decoupling			
Size	ze Number R		Rev
Date		Drawn by	
Filename		Sheet	







Title				
DRAM Power and decoupling				
Size	ize Number		Rev	
Date		Drawn by		
Filename		Sheet		








Title			
FPGA-MGT			
Size	Number		Rev
Date	ate Drawn by		
Filename		Sheet	





REV	Date	DESC
		Added ODT signal
R2	5/21/2018	Added LED signal to M.2 edge
		Swapped PCle TX/RX
R1		Replaced core supply w/12A supply. Fixed pinout of U1. Fixed FPGA T6/R1 pins.

Title				
Revision history				
Size	Number		Rev	
			R2	
2018-05-11		DPR		
uEVB		Sheet		