
5	4 3 2		. 1		
Table of Contents			Revisions		
1 TOC/REVISION HISTORY		Rev	· ·	Date	Approved
2 NOTES		x1	A70 release placement	23 May 11	TTC
3 RESERVED		x2	preliminary schematics	27 May 11	TTC
4 K70N1M MCU-1		A	Prototype release	22 Jul 11	TTC
5 K70N1M MCU-2		AX1	Rev B changes	24 Oct 11	Peter,
6 USB/OSBDM/VTRAN/PWR			1.U53- Switch from socketed		Melissa
7 PERIPHERALS			to non-socketed processor		
8 ELEVATOR CONNECTORS			2.SPI port connections added on secondary connector		
9 SENSORS			*		
10 DDR2 SDRAM, NAND FLASH			3. Zero ohms R added on PTC16 and PTC17 to allow for disconnect		
11 DDR POWER & TERMINATIONS			from NAND.		
			4.FB_AD[31:24] is connected with EBI_D[7:0] on the primary.		
			5. Push button labels are placed at PTD0,PTE26		
			6. VrefH, VrefL are removed from		
			Primary elevator connector.		
-			7.LCD_Contrast tied at PTC18.		
			8.PTD0,PTD1 nets of U8 are renamed		
			9.Primary connector pin B21 is connected to PTE19, A9 is		
			connected to PTE18		
			10.L3(IND_0805) is replaced with R143(R0805) zero ohms resistor		
			Schematics Alignment		
		В	A085 Release	27 Oct 11	
		В1	A085 Release - MCU Marketing part number updated as per MCO30515	3 Nov 11	Peter





5	4		3 2 1	$\neg \top$
Unless Otherwise Specified:			Power & Ground Nets	
All resistors are in ohms All capacitors are in uF	NET	VOLTAGE	DESCRIPTION	
All voltages are DC	P5V_USB	5V	Primary input power. Filtered from USB connector. Input to USB power switch.	
All polarized capacitors are aluminum electrolytic	P5V_SW	5V	Output of USB power switch controlled by the 5V_EN signal from the JM60 MCU. Used by OSBDM voltage translation circuits.	
Interrupted lines coded with the same letter or letter combinations are electrically connected.	P5V_TRG_USE	B 5V	Output of USB power switch controlled by the VTRG_EN signal from the JM60 MCU. Provides input to regulator.	
Device type number is for reference only. The number varies with the manufacturer.	P3V3	3.3V	Output of regulator using USB power input (P5V_TRG_USB).	
4. Special signal usage:	P3V3_MCU	3.3V	MCU digital power. Filtered from P3V3.	
_B Denotes - Active-Low Signal <> or [] Denotes - Vectored Signals	VDDA	3.3V	VDDA power for MCU and analog circuits. Filtered from P3V3_MCU.	
5. Interpret diagram in accordance with American	VREFH	3.3V	Upper reference voltage for ADC on the MCU. Filtered from VDDA.	
National Standards Institute specifications, current revision, with the exception of logic block symbology.	VREFL	0V	Lower reference voltage for ADC on the MCU. Filtered from VSSA.	
- revision, with the exception of logic block symbology.	VSSA	0V	VSSA power for MCU and analog circuits. Filtered from GND.	Н
	GND	0V	Digital Ground.	
	VDD_INT :	3.3V	MCU Internal supply	
	VREF_DDR2	0.9V	DDR2 VREF = VDDQ/2 supply for MCU and SDRAM	
	VTT_DDR2	0.9V	DDR2 VTT= VDDQ/2 termination supply for MCU and SDRAM	
	VDD_1V8 1	.8V	DDR2 VDDQ supply for MCU and SDRAM	
				c
























## DDR-2 TERMINATION REG (3A)



	frees	cale™				
ICAP C	lassification:	FCP:	FIUO: X	PUBI:		
Drawing		/R-K70F	120M			
Page Ti		R Termina	tion & Power			
Size C	Document Nu		-27166 PDF: SPF-27	166		Rev B1
Date:	Thursday No	wember 03 20	11 Shoot	11 d	11	L