

## Asignación de Pines


















| B0.1         | 122 | 1 •  |  | • 2  | 124 | B0.2         |
|--------------|-----|------|--|------|-----|--------------|
| B0.3         | 125 | 3 •  |  | • 4  | 128 | B0.4         |
| B0.5         | 129 | 5 •  |  | • 6  | 130 | <b>B0.6</b>  |
| B0.7         | 134 | 7 •  |  | • 8  | 135 | B0.8         |
| B0.9         | 136 | 9 •  |  | • 10 | 137 | <b>B0.10</b> |
| B0.11        | 138 | 11 • |  | • 12 | 139 | <b>B0.12</b> |
| <b>B0.13</b> | 141 | 13 • |  | • 14 | GND |              |
| B0.14        | 142 | 15 • |  | • 16 | NC  |              |
|              | GND | 17 • |  | • 18 | 143 | <b>B0.15</b> |
|              | GND | 19•  |  | • 20 | 144 | <b>B0.16</b> |





## Alimentación Masa

**Pin FPGA** 

**Port FPGA** 

Pin de Control

No Conectar

Descripción

**Bloque Lógico** 

|      |      |          | ı | I |    |      |             |  |
|------|------|----------|---|---|----|------|-------------|--|
| Υ,   | 3.3V | 12•      |   |   | 9  | 3.3V |             |  |
| U    | GND  | <u>_</u> |   |   | .5 | GND  |             |  |
| B3.1 | 7    | 10•      |   | • | 4  | Ξ    | B3.5        |  |
| B3.2 | 8    | •<br>6   |   |   | 33 | 12   | <b>B3.6</b> |  |
| B3.3 | 6    | •<br>∞   |   |   | .2 | 15   | B3.7        |  |
| B3.4 | 10   |          |   |   | _  | 16   | <b>B3.8</b> |  |
|      |      | •        |   |   |    |      |             |  |

