

ID	Description	Actions to Take	Relevant Information	Status and Notes
1.1	<b>Xilinx Documentation</b>			
1.1.1	<b>Xilinx Documentation Navigator</b>			
	Are you using the Xilinx Documentation Navigator?  Documentation Navigator provides an environment to view, search, and download Xilinx documentation and collateral. The environment can be filtered to quickly locate the desired information. Design Hubs are provided to quickly gather relevant information on specific design tasks.	The Documentation Navigator "DocNav" should be used to access all Xilinx documentation and collateral.  The Documentation Navigator is installed with Vivado Design Suite.	<a href="#">UG949: UltraFast Design Methodology Guide for the Vivado Design Suite &gt; Using the Documentation Navigator</a>	
1.1.2	<b>Design Hubs</b>			
	Have you explored Design Hubs in Documentation Navigator?	Invoke Documentation Navigator and select the Design Hub View tab. Explore the various information made available with each one.	<a href="#">UG949: UltraFast Design Methodology Guide for the Vivado Design Suite &gt; Using the Documentation Navigator</a>	
	Do you know where to find the documentation for the cores and peripherals used in the Zynq Processing System?	Check Section A.3.8 of the Zynq-7000 AP SoC Technical Reference Manual (UG585) for a complete list of ARM documentations available.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; Third-Party IP and Standards Documents</a>	
1.1.3	<b>QuickTake Video and Software Tutorials, User Guides</b>			
	Have you explored the available Hardware training collateral?  There are tutorials aimed at quickly bringing users up to speed with the Vivado Design Suite Development Tools. The Vivado User Guides provide detailed information about using the various features of the Vivado Design Suite.		<a href="#">UG898: Vivado Design Suite User Guide: Embedded Processor Hardware Design</a>  <a href="#">UG940: Vivado Design Suite Tutorial: Embedded Processor Hardware Design</a>	
	Have you explored the available Software training collateral?  There are a whole host of tutorials aimed at quickly bringing users up to speed with the SDK Development Tools.	There are five SDK tutorials: - How to Create a Board Support Package (BSP) - How to Create a New Software Application - How to Debug a Software Application - How to Profile a Software Application - How to Run a Software Application	<a href="#">SDK Tutorials</a>	
	Have you watched the available Vivado Video Tutorials?	The following Vivado Videos are available: - Targeting Zynq Using Vivado IP Integrator - Designing with Vivado IP Integrator - Vivado Design Flows Overview	<a href="#">Xilinx.com &gt; QuickTake landing page</a>	
1.1.4	<b>Device and IP Notifications</b>			
	Have you subscribed to appropriate Design Advisories?  Have you read all Customer Notices, Errata, and Answer Records related to the target device and IP?  Have you subscribed to the appropriate Xilinx Technical Forums?	Get the latest information about the device and IP you are using in the design.  Participate in the technical forums to seek help and to review past user experiences.	<a href="#">Zynq Solution Center</a>	
	Have you submitted any web cases for your design project yet?  If so, have you included the project name in any web cases you have submitted?	This allows you and Xilinx to search web cases by project name.	<a href="#">Xilinx.com &gt; Support</a>	
1.2	<b>Xilinx Training</b>			
1.2.1	<b>Xilinx Training Classes</b>			
	Are you and your team proficient with the Vivado Design Suite? Have you investigated the latest Vivado Training offerings?  The Vivado Design Suite has evolved into a premier design environment with a lot of capabilities and user options. Proper training can ensure the design team quickly becomes efficient with the Vivado tools.	Attend a regularly scheduled Xilinx training class or request an onsite class.  Perform Web-based online training classes.	<a href="#">Xilinx.com &gt; Support - Training</a>	
1.2.2	<b>Training - System Design</b>			
	Are the engineers familiar with the Zynq architecture?	Take the introduction to Zynq architecture class.	<a href="#">Xilinx Training Course: Introduction to Zynq Architecture</a>	
	Are the engineers familiar with the Cortex-A9 MPCore?	Read the ARM Cortex-A Series Programmer's Guide.	<a href="#">ARM Cortex-A Series Programmer's Guide</a>	
	Are the engineers familiar with ARM's AXI interface?	Read the AMBA AXI Specification.	<a href="#">ARM AMBA AXI Specification</a>	
	Are the engineers familiar with Vivado IP Integrator?	Take the Embedded Systems Design class.	<a href="#">Xilinx Training Course: Embedded Systems Design</a>	
	Are the engineers familiar with Vivado HLS?	Take the High-Level Synthesis with the Vivado HLS Tool class.© Copyright 2013 Xilinx, Inc.	<a href="#">Xilinx Training Course: High-Level Synthesis with the Vivado HLS Tool</a>	

ID	Description	Actions to Take	Relevant Information	Status and Notes
1.2.3	Training - Software Design			
	Are the engineers familiar with Zynq software development?	Take the Embedded Systems Software Design class	<a href="#">Xilinx Training Course: Embedded Systems Software Design</a>	
	If using Linux, are the engineers familiar with PetaLinux?	Take the Embedded Design with PetaLinux Tools class	<a href="#">Xilinx Training Course: Embedded Design with PetaLinux Tools</a>	
	Are the engineers familiar with the OS/RTOS chosen?	Check if the vendor offers training.	Vendor specific.	

ID	Description	Actions to Take	Relevant Information	Status and Notes
2.1	<b>Boot Device</b>			
2.1.1	<b>Flash Devices</b>			
	Which Flash device will be used for boot?	Choose between QSPI (single or Dual), NAND (ONFI 1.0), NOR, or SD	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt;</a> <a href="#">Quad SPI Boot</a> <a href="#">NAND Boot</a> <a href="#">NOR Boot</a> <a href="#">SD Card Boot</a>	
2.1.2	<b>Boot Requirements</b>		<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; Boot and Configuration</a>	
	How much space will be needed to store the boot images?	Choose the boot device based on density needs.	<a href="#">Answer Record 50991</a>	
	Is there a boot time requirement?	Check the typical boot times based on the device type.	<a href="#">Answer Record 55572</a>	
	Is the chosen device supported by the Xilinx tools?	Review AR 50991 to ensure the device selected will be supported by the Xilinx tools.	<a href="#">Answer Record 50991</a>	
2.1.3	<b>Boot Device Connections and Settings</b>			
	Boot Device MIO connections	Review Peripheral and MIO selection guidelines for the boot device.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt;</a> <a href="#">Quad SPI Boot</a> <a href="#">NAND Boot</a> <a href="#">NOR Boot</a> <a href="#">SD Card Boot</a>	
	Do you need eMMC support?	eMMC can be used as a secondary boot device. Review the eMMC guidelines from AR59999.	<a href="#">Answer Record 59999</a>	
	Boot Mode settings	Consider providing the ability to easily switch the boot mode to JTAG.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; Boot Mode Pin Settings</a>	
	Do you plan on using QSPI devices > 16MB?	Extra circuitry might be required when using memory device's extended address register.	<a href="#">Answer Record 57744</a>	
	Will the QSPI devices run > 40 MHz?	Plan on using the Feedback clock (MIO 8 pin).	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; Quad-SPI Flash Controller &gt; Clocks</a>	
	Are you using the XC7Z010 CLG225 Device?	The device does not support boot from SD or NOR.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; MIO Pin Assignment Considerations</a>	
2.2	<b>Secure Boot</b>			
2.2.1	<b>Authentication</b>			
	Is RSA authentication needed?	Become familiar with the RSA flow.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; Device Secure Boot</a>  <a href="#">XAPP1175: Secure Boot of Zynq-7000 All Programmable SoC</a>	
	Is AES/SHA encryption and authentication needed?	Become familiar with the AES/SHA flow.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; Device Secure Boot</a>  <a href="#">XAPP1175: Secure Boot of Zynq-7000 All Programmable SoC</a>	
2.2.2	<b>Storage</b>			
	Which key storage will be used; eFuse or BBRAM?	Understand the key programming flow for development and production.	<a href="#">UG821: Zynq-7000 All Programmable SoC Software Developers Guide &gt; LibXil Skey for Zynq-7000 AP SoC Devices</a>  <a href="#">XAPP1175: Secure Boot of Zynq-7000 All Programmable SoC</a>	
	What eFUSE settings will be used?	Select the features provided through the PL and PS eFuses.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; eFuse Settings</a>	
2.3	<b>Boot Stages</b>			
2.3.1	<b>Boot Stages</b>			

ID	Description	Actions to Take	Relevant Information	Status and Notes
	Will you be using an additional boot loader?	Review the Zynq boot stages and FSBL support. Review U-Boot support.	<a href="#">UG821: Zynq-7000 All Programmable SoC Software Developers Guide &gt; U-Boot</a>	
	Will the boot images be located outside of Flash?	Select a secondary interface: Ethernet, USB, UART, PCIe, or custom FPGA interface.	The FSBL, located in the primary boot device, could enable a secondary boot device.	
2.4	Boot Features			
2.4.1	Features			
	Is execute-in-place needed?	Execute-in-place is only available in QSPI and NOR modes	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; Boot and Configuration</a>	
	Is PCIe enumeration required?	Calculate the estimated boot time based on the boot device. Review the Tandem PROM configuration feature.	<a href="#">PG054: 7 Series FPGAs Integrated Block for PCI Express Product Guide &gt; Designing with the Core</a>	
	Is there a need for multi-boot (golden image)?	Do the BootROM and FSBL support the intended use case?	<a href="#">UG821: Zynq-7000 All Programmable SoC Software Developers Guide</a> <a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; BootROM Header Search</a>	
	Is there a need for remote upgrade?	Select the upgrade path.		

ID	Description	Actions to Take	Relevant Information	Status and Notes
3.1	<b>Processor Peripherals Selection</b>			
3.1.1	<b>Gigabit Ethernet (1 or 2)</b>			
	Does the PS Ethernet Controller meet all of your design requirements?	Review the GEM specifications in the Technical Reference Manual and Data Sheet.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; Gigabit Ethernet Controller</a>	
	Are you using an RGMII PHY interface?	Available via MIO or EMIO. 3.3V I/O is not supported	<a href="#">PG160: GMII_to_RGMII IP v3.0 LogiCORE IP Product Guide</a>	
	Are you using a GMII or MII PHY interface?	Available via EMIO only	Place the GMII RX clock on a clock capable IO	
	Are you using an SGMII or 1000 Base-X PHY interface?	Available via EMIO, only in devices with MGTs	<a href="#">PG047: LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v14.2 Product Guide</a> <a href="#">XAPP1082: PS and PL Ethernet Performance and Jumbo Frame Support with PL Ethernet in the Zynq-7000 AP SoC</a>	
	Do you need jumbo frames support?	Use a PL-based Ethernet core	<a href="#">PG138: LogiCORE IP AXI Ethernet v6.1 Product Guide</a>	
			<a href="#">XAPP1082: PS and PL Ethernet Performance and Jumbo Frame Support with PL Ethernet in the Zynq-7000 AP SoC</a>	
	Is IEEE-1588 support required?	Review the 1588 limitations of the GEM core.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; IEEE 1588 Time Stamp Unit</a>	
	Are you using the XC7Z010 CLG225 Device?	This device only supports 32 MIO pins. Ethernet 0 is not available via MIO.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; MIO-at-a-Glance Table</a>	
3.2	<b>Controllers</b>			
3.2.1	<b>USB Controller</b>			
	Does the USB controller meet all of your design requirements?	Review the USB peripheral specifications in the Technical Reference Manual and Data Sheet.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; USB Host, Device, and OTG Controller</a>	
	Do you have sufficient MIO pins to utilize the needed USB controllers?	USB Controllers require the use of the MIO pins.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; USB Host, Device, and OTG Controller</a>	
	Verify that the USB PHY meets the timing requirements for the Zynq device.	The Zynq Data Sheet specifies a min hold time requirement of 1ns. This must be verified against the PHY vendor data sheet.	<a href="#">Answer Record 53450</a>	
	Are you using the XC7Z010 CLG225 Device?	This device only supports 32 MIO pins. USB 1 is not available.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; MIO-at-a-Glance Table</a>	
3.2.2	<b>UART Controller</b>			
	Does the UART Controller meet all of your design requirements?	Review the specifications in the Technical Reference Manual and Data Sheet.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; UART Controller</a>	
3.2.3	<b>SPI Controller</b>			
	Does the SPI Controller meet all of your design requirements?	Review the specifications in the Technical Reference Manual and Data Sheet.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; SPI Controller</a>	
3.2.4	<b>I2C Controller</b>			
	Does the I2C Controller meet all of your design requirements?	Review the specifications in the Technical Reference Manual and Data Sheet.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; I2C Controller</a>	
3.2.5	<b>CAN Controller</b>			
	Does the CAN Controller meet all of your design requirements?	Review the specifications in the Technical Reference Manual and Data Sheet.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; CAN Controller</a>	
	Do you need the two CAN controllers to run at different frequencies?	You will need to utilize MIO pin to bring in an external clock.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; CAN Controller &gt; Notices</a>	
3.2.6	<b>GPIO Controller</b>			
	Does the GPIO meet all of your design requirements?	Review the specifications in the Technical Reference Manual and Data Sheet.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; General Purpose I/O (GPIO)</a>	
3.2.7	<b>SD/SDIO Controller</b>			
	Does the SD/SDIO Controller meet all of your design requirements?	Review the specifications in the Technical Reference Manual and Data Sheet.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; SD/SDIO Controller</a>	
3.3	<b>Peripherals</b>			

ID	Description	Actions to Take	Relevant Information	Status and Notes
3.3.1	<b>APU Peripherals</b>		<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; Application Processing Unit</a>	
	Do you plan on using an external clock for a watchdog timer?	Watchdog timer with external clock requires use of the SWDT.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; Timers</a>	
3.3.2	<b>Programmable Logic Peripherals</b>			
	Will PL peripherals be memory mapped to the PS?	The PS has a fixed 2GB address range to the PL.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; System Addresses</a>	
	Will PL masters have access to the OCM and DDR?	Make sure that the addressing does not conflict with the software code.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; System Addresses</a>	
	Are the peripherals needed available in the Xilinx library?	Xilinx offers an extensive list of AXI peripherals.	<a href="#">Xilinx IP Center</a>	
	Are the peripherals available from a third-party vendor?	Contact the third-party vendor for information. Verify that Zynq software drivers are available.	<a href="#">Xilinx IP Center</a>	
	Is there a need to design custom peripherals?	Review how to create and package IPs in Vivado.	<a href="#">UG1118: Vivado Design Suite User Guide: Creating and Packaging Custom IP</a>	
	Is the ability to reset PS without clearing the PL required?	Contact your Xilinx FAE regarding the Zynq Processor System Reset Module (ZPSRM) solution.		
	Is the Anti-Tamper Security Monitor IP needed?	Check the support for the device/package selected.	<a href="#">Security solutions</a>	
3.4	<b>Programmable Logic Performance</b>			
3.4.1	<b>Programmable Logic Performance</b>			
	Will software kernel be offloaded to a hardware accelerator?	Profile software and explore partition options for moving hot regions of software to PL.	<a href="#">UG1046: UltraFast Embedded Design Methodology Guide &gt; System Level Considerations</a>	
	Are there performance requirements for the PL design?	Explore best practices for choosing Zynq PL ports, masters and datapaths.	<a href="#">UG1046: UltraFast Embedded Design Methodology Guide &gt; Hardware Design Considerations</a>	
	Can PL performance be estimated before design started?	Explore SDK's System Performance Modeling toolkit for PL traffic sources.	<a href="#">UG1145: Xilinx Software Development Kit (SDK) User Guide, System Performance Analysis</a>	
	Will ACP be used for data movement?	Explore best practices for using ACP for low latency shared memory with CPUs.	<a href="#">UG1046: UltraFast Embedded Design Methodology Guide &gt; Hardware Design Considerations Chapter</a>	
	Will HP ports be used for data movement?	Explore best practices for using HP for high throughput data movement to DRAM.	<a href="#">UG1046: UltraFast Embedded Design Methodology Guide &gt; Hardware Design Considerations Chapter</a>	
3.5	<b>General Questions</b>			
3.5.1	<b>General Questions</b>			
	Which peripherals will be using EMIO vs MIO? Are there enough MIO pins?	Review the MIO mappings. Using the EMIO requires a BIT file for software development.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; MIO-at-a-Glance Table</a>	

ID	Description	Actions to Take	Relevant Information	Status and Notes
4.1	Memory Controller - Non Boot Usage			
4.1.1	DDR Controller			
	Which memory type is required for your design?	Select between DDR3, DDR3L, DDR2, or LPDDR2.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; DDR Memory Controller</a>	
	What are the size and density needs?	The controller supports single rank devices up to 1 Gigabyte.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; DDR Memory Types, Densities, and Data Widths</a>	
	Is ECC needed?	Memory width will be limited to 16-bit up to 512 Megabytes.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; Error Correction Code</a>	
	Has the DDR memory space been partitioned?	Partition the memory for CPU0, CPU1, PS masters, and PL masters.		
	Are you using the XC7Z010 CLG225 Device?	This device/package supports a 16-bit interface.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; MIO-at-a-Glance Table</a>	
4.1.2	Static Memory Controller			
	Which memory type is required for your design?	Select between NOR Flash, NAND Flash, or Asynchronous SRAM. QSPI Flash is not available when using the SMC.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; Static Memory Controller</a>	
	Does the Static Memory Controller meet all your design requirements?	Review the specifications in the TRM and Data Sheet.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; Static Memory Controller</a>	
	Are you using the XC7Z010 CLG225 Device?	This device/package does not support the NOR/SRAM interfaces. The NAND interface is supported in the 8-bit interface, but not the 16-bit interface.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; MIO-at-a-Glance Table</a>	

ID	Description	Actions to Take	Relevant Information	Status and Notes
5.1	Software Configuration			
5.1.1	Processor Implementation			
	Is the system Single or Dual core?	Select based on the software requirements.	A Bare Metal implementation uses a single core by default. Some OS/RTOS offer dual core SMP support.	
	For a dual core system, will it be AMP or SMP?	Check if the OS/RTOS offers SMP support. Check if the OS/RTOS has been used in an AMP configuration.	Vendor specific.	
	Will a Hypervisor/Supervisor be used?	Check the available Hypervisor solutions.	<a href="#">Multi-OS Support Wiki page</a>	
	Is there a need for TrustZone support?	Review how the software will be used to manage TrustZone.	<a href="#">WP429: TrustZone Technology Support in Zynq-7000 All Programmable SoC</a>	
	Will PL masters have access to the PS IO peripherals?	Consider if the resources will be shared with multiple masters. Plan a mutual exclusion scheme if needed.	OS/RTOS specific.	
	Will the NEON engine be enabled?	Will the code be optimized for NEON? Use of intrinsics or libraries?	<a href="#">XAPP1206: Boost Software Performance on Zynq-7000 AP SoC with NEON Application Note</a>	
	Is there a need for hardware acceleration of the software?	Review the use of the ACP and Vivado HLS.	<a href="#">Vivado High Level Synthesis Product Page</a>	
	Will the On Chip Memory (OCM) be used by the PS and/or PL?	Define how the OCM will be mapped and used.	<a href="#">UG585: Zynq-7000 All Programmable SoC Technical Reference Manual &gt; On-Chip Memory (OCM)</a>	
5.1.2	RTOS/OS Selection			
	Are you using RTOS/OS for Core 0?	Verify that the OS/RTOS supports Zynq.	Vendor specific.	
	Have changes been made to Core 1 RTOS/OS to be used in AMP mode?	Verify that the OS/RTOS has been modified to be used as an AMP configuration on the second core.	Vendor specific. The Xilinx Bare Metal BSP supports an AMP configuration.	
	If you are using Linux, will PetaLinux be used?	Review the Xilinx PetaLinux offering.	<a href="#">PetaLinux Tools Product Page</a>	
	For Linux, where will the root file system be located?	Select the filesystem type and location.	System specific.	
	Are there real-time requirements, hard or soft?	Select an OS/RTOS based on the RT requirements.	RTOS/OS specific.	
	Does the RTOS/OS have support for the Zynq peripherals selected?	Verify that the available BSP supports the peripherals needed.	RTOS/OS specific.	
	Does the RTOS/OS have support for the PL based peripherals (Xilinx, Third Party, or Custom)?	If not, does the customer have the expertise to create them and/or are they available through Third Parties?	RTOS/OS specific.	
	Is the Board Support Package dependent on a particular development board?	Verify the amount of work required to port the BSP to another board.	RTOS/OS specific.	
5.1.3	Middleware Selection			
	Is an Ethernet stack needed?	Verify that the stack has been ported to Zynq.	RTOS/OS specific.	
	Is a USB stack needed?	Verify that the stack has been ported to Zynq.	RTOS/OS specific.	
	Is a CAN stack needed?	Verify that the stack has been ported to Zynq.	RTOS/OS specific.	
	Is a File System needed?	Verify that the RTOS/OS has a compatible Zynq file system.	RTOS/OS specific.	
	Is there a need for Graphics?	Verify that the graphic library is compatible with the video IPs used in the design.	RTOS/OS specific.	
	Is there a need for specific libraries?	Verify that the libraries are available for Zynq.	RTOS/OS specific.	
5.2	Performance			
5.2.1	Performance			
	Does the system need to meet a performance target?	Define performance goals.	<a href="#">UG1046: UltraFast Embedded Design Methodology Guide &gt; System Considerations</a>	



ID	Description	Actions to Take	Relevant Information	Status and Notes
	Can system performance be estimated before design started?	Explore the SDK System Performance Modeling toolkit to model Zynq PS & PL performance	<a href="#">UG1145: Xilinx Software Development Kit (SDK) User Guide, System Performance Analysis</a>	
	Is live system performance monitoring required?	Explore Zynq performance monitor points in both PS and PL.	<a href="#">UG1046: UltraFast Embedded Design Methodology Guide &gt; System Considerations</a>	
	Are there performance requirements for offchip interfaces?	Use a development board to verify if the requirements can be met based on the OS/RTOS.	<a href="#">XAPP1082: PS and PL Ethernet Performance and Jumbo Frame Support with PL Ethernet in the Zynq-7000 AP SoC</a>	
	Do you need to optimize the final system for performance goals?	Explore Zynq performance optimization techniques and benchmarks.	<a href="#">UG1145: Xilinx Software Development Kit (SDK) User Guide, System Performance Analysis</a>	