ID	Description	Actions to Take	Relevant Information	Status and Notes
1.1	Project Introduction		No. of the Control of	Citation and Notes
1.1.1	General Project Overview			
	Have you had an introductory design review and planning meeting	Setup a kickoff meeting with a Xilinx representative to		
	with a Xilinx representative yet?	discuss the design and implementation strategy.		
	Have you reviewed the FPGA design recommendations provided	Read the UltraFast Design Methodology for the Vivado	UltraFast Design Methodology Guide for the Vivado Design Suite	
	in the UltraFast Design Methodology Guide for the Vivado Design Suite (UG949)?	Design Suite (UG949).  This checklist links to sections of UG949 for more information about specific topics.	(UG949)	
1.2	Xilinx Documentation and Training	information about specime topics.	Accessing Documentation and Training	
1.2.1	Xilinx Training			
	Are you and your team proficient with the Vivado Design Suite?	Attend a regularly scheduled Xilinx training class or request	Xilinx.com > Support > Training	
	Have you investigated the latest Vivado Training offerings?	an onsite class.		
	The Vivado Design Suite has evolved into a premier design environment with a lot of capabilities and user options. Proper training can ensure the design team quickly becomes efficient with the Vivado tools.	Perform Web-based online training classes.		
1.2.2	QuickTake Video and Software Tutorials, User Guides		UG949: Using the Vivado Design Suite	
	Have you explored the available software self-training collateral?	View the relevant QuickTake Video Tutorials. Download the	UG949: Introduction > Accessing Documentation and Training >	
	No. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	videos for the best viewing quality.	Accessing the QuickTake Video Tutorials	
	Xilinx provides a host of Video and Software Tutorials aimed at quickly bringing users up to speed with the Vivado Design Suite.	Perform the software tutorials to walk through example	Xilinx.com > QuickTake landing page	
	The Vivado User Guides provide detailed information about using	exercises.		
	the various features of the Vivado Design Suite.		Xilinx.com > Software Tutorials landing page	
		Review the Vivado Design Suite User Guides.	Xilinx.com > User Guides landing page	
1.2.3	Documentation Navigator		UG949: Using the Vivado Design Suite	
	Are you using the Xilinx Documentation Navigator?	The Documentation Navigator "DocNav" should be used to	UG949: Introduction > Accessing Documentation and Training >	
	Documentation Navigator provides an environment to view,	access all Xilinx documentation and collateral.	Using the Documentation Navigator	
	search, and download Xilinx documentation and collateral. The	The Documentation Navigator is installed with Vivado	UG910: Getting Started	
	environment can be filtered to quickly locate the desired	Design Suite.		
	information. Design Hubs are provided to quickly gather relevant			
	information on specific design tasks.			
	Have you updated Documentation Navigator to access the latest	Invoke Documentation Navigator and press the Update	UG949: Introduction > Accessing Documentation and Training >	
	documents?	Catalog button to refresh the list of current documents.	Using the Documentation Navigator	
	Have you explored Design Hubs in Documentation Navigator yet?	Invoke Documentation Navigator and select the Design	UG949: Introduction > Accessing Documentation and Training >	
	Design Higher annulate disease and the Control of t	Hubs View tab. Explore the various information made	Using the Documentation Navigator	
	Design Hubs provide direct access to information about specific design tasks including software and hardware documentation,	available with each one.		
	training collateral, FAQs, answer records, and advisories.			
4.0.4	•			
1.2.4	Device and IP Notifications  Have you subscribed to appropriate Design Advisories?	Subscribe to the Design and IP advisories to get the latest	Xilinx.com > Support	
	nave you subscribed to appropriate Design Advisories?	information about the device and IP you are using in the	Allina.com > Support	
	Have you read all Customer Notices, Errata, and Answer Records	design.		
	related to the target device and IP?	Doubleingto in the technical forms to seek help on the		
	Have you subscribed to the appropriate Xilinx Technical Forums?	Participate in the technical forums to seek help and to review past user experiences.		
	Have you submitted any web cases for your design project yet?	This allows you and Xilinx to search web cases by project	Xilinx.com > Support	
	If so, have you included the project name in any web cases you have submitted?	name.		
1.3	Software Design Flow		Vivado Design Suite Flows	
1.3	Software Design Flow		UG949: Introduction	
1.3.1	Design Flow Overview		UG949: Using the Vivado Design Suite	
			UG949: Implementation	
	Are you familiar with the overall Vivado Design Suite tool flow?	If you are new to designing with Xilinx or are migrating from	UG949: Introduction > Design Process	
		an ISE Design Suite flow, it is best to familiarize yourself with the Vivado Design Suite recommended tool flows and	UG949: Introduction > Need for Design Methodology	
		features. There are options on how you want to interact		
		with the tool.		
-	Are you familiar with the different recommended design flow	Consider adopting the recommended Vivado design flow	UG949: Using the Vivado Design Suite	
	options for Vivado Design Suite?	where results are analyzed at each step, rather relying	Coord. Coming the Vivado Decaign Guite	
	•	solely on implementation results. It can help reduce debug	UG949: Introduction > Rapid Validation	
	Vivado Design Suite users now have design flow options, for	cycles and achieve faster design closure.	LIG040: Implementation > Timing Cleaves > Pecclinian the Design	
	example, that allow for FPGA design analysis at each step of the design process vs. waiting until the end of the flow to evaluate the		UG949: Implementation > Timing Closure > Baselining the Design	
1 !	I 5 F EEEE EE HERENG EINE EIN ONG STAND NOW TO STANDARD WID	© Copyrig	ht 2013 Xilinx	ı

ID	Description	Actions to Take	Relevant Information	Status and Notes
	design.		t l@প্রেপ্ট্রেরিটে: Design Flows Overview_	
	This flow can help reduce debug evalue and achieve feater design			
	This flow can help reduce debug cycles and achieve faster design closure.		UG888: Design Flows Overview Tutorial	
			UG892: Design Flows Overview	
			UG892: Design Flows Overview	
1.3.2	Interacting with Source Revision Control Systems		UG949: Using the Vivado Design Suite	
1.0.2	Are you managing your source files with a revision control system?	You should familiarize yourself with the Vivado tools and	UG949: Using the Vivado Design Suite > Source Management and	
	· , · · · · · · · · · · · · · · · · · ·	select the files to place under revision control. There are	Revision Control Recommendations	
	If so:	options to be considered for storing the design as well as		
	Do you have a good understanding of the correct files to place under revision control?	the IP.		
	and revision control.	You may wish to configure and test the flow with a sample		
	Do you have an acceptable work flow to check in/out your source	design. □		
	file revisions?			
	Do you also plan to place implementation results or reports under			
	revision control?			
1.3.3	Configuring and Managing Reusable IP		UG949: Using the Vivado Design Suite	
	Do you have a good understanding of the various methods to	The Vivado Design Suite offers options for IP configuration	UG949: Design Creation UG949: Using the Vivado Design Suite > Configuring IP	
	configure and manage Vivado IP?	and management flows. Familiarize yourself with the	QuickTake: Configuring and Managing Reusable IP	
	•	options and define an IP management strategy for your	UG896: Designing with IP	
	Are you aware of the various IP output products and their use?	design. The Vivado Design Suite enables IP to be managed in two	UG939: Designing with IP Tutorial	
		different ways; (1) managed from within a design project		
		(2) managed remotely within a Manage IP Location project.		
		Each method has advantages and disadvantages.		
		Familiarize yourself with these various options and decide which one works best for you.		
<del>  </del>	Are you familiar with IP level constraints and how they are	Most Vivado IP includes various constraint files that are	UG949: Using the Vivado Design Suite > Configuring IP > IP	
	processed?	used in different scenarios. The IP needs to be timing	Constraints	
		correct when implemented standalone and in the context of	UG896: Designing with IP > Understanding IP Constraints	
		the top-level design. Some IP also contain physical I/O constraints that must be considered during I/O planning.	See	
		Constraints that must be considered during I/O planning.		
	Are you using third-party synthesis with Xilinx IP?	Appropriate IP output products are generated to support	UG949: Using the Vivado Design Suite > Logic Simulation	
		using third-party synthesis with Xilinx IP.	UG896: Designing with IP > Using Xilinx IP with Third-Party	
		The Vivado Design Suite only supports using Vivado tools	<u>Synthesis Tools</u>	
		to synthesize the IP itself. Port stub files are provided for	QuickTake: Configuring and Managing Reusable IP	
		each IP to allow the IP to be black-boxed during third-party synthesis. Vivado IP is not intended to be synthesized with		
		any tool other than Vivado synthesis. □		
$\vdash$	Do you intend to package any custom IP for use with the IP	Familiarize yourself with the data requirements to package	UG949: Using the Vivado Design Suite > Packaging Custom IP and	
	Catalog or IP Integrator?	custom IP. Use the Vivado Package IP capabilities to	IP Subsystems	
		prepare your IP for use with Vivado tools.	UG1118: Creating and Packaging Custom IP	
	Are you migrating any existing poores used in ISE to Vivado		UG911: ISE to Vivado Design Suite Migration Guide	
$\vdash$	Design Suite?	Familiarize yourself with the I/O port placement capabilities	UG899: I/O and Clock Planning > I/O Planning for UltraScale Device	
	Are you using an UltraScale <sup>™</sup> device Memory Interface IP (MIG)?	for memory controllers using the Memory Bank/Byte	Memory IP	
	Are you familiar with the I/O Planning aspects of using this IP with	Planner in the Vivado IDE.		
	UltraScale devices?			
1.3.4	Creating IP Subsystems with IP Integrator	The black designs exected ID interretal for a series	UG949: Using the Vivade Design Suite	
	Are you familiar with the block design capabilities of the IP integrator?	The block designs created IP integrator also require a management strategy over the life of the design.	uG949: Using the Vivado Design Suite > Creating IP Subsystems with IP Integrator	
		Familiarize yourself with the various options to configure	UG1118: Creating and Packaging Custom IP > Packaging a Block	
	Do you intend to include any IP integrator block designs in the	and manage block designs as well as the IP contained in	Design Design	
	project?	them and decide on an upgrade strategy.	UG994: Designing IP Subsystems using IP Integrator	
			UG895: System-Level Design Entry	
1.3.5	Working with Debug Cores		UG949: Using the Vivado Design Suite	
1.0.0	Are you familiar with the options for instantiating debug cores?	For some debug cores such as the ILA, configuration and	UG949: Configuration and Debug > Debugging > Probing the Design	
		core insertion can be done after the design is synthesized.	- 5	
	Do you intend to insert debug cores in RTL or use the netlist	You should become familiar with the netlist insertion flow if	UG908: Programming and Debugging > In-System Logic Design	
	insertion flow?	that is desired.	Debugging Flows	
1.0.0			LICOAN Union the Vivede Design Crite	
1.3.6	Migrating to new Software Releases	© Соруні <u>с</u>	UG949: Using the Vivado Design Suite	
		C 30p)s	•	

ID	Description	Actions to Take	Relevant Information	Status and Notes
	Do you intend to upgrade to new software releases as they become available?  Vivado Design Suite only supports customization of the most current IP version in any given release. Older versions of IP that have not been upgraded can still be used in the design, but are locked and prevented from being modified with the new software release.	Managing a design project across while migrating to newer Vivado software and IP releases can be challenging. Occasionally, IP interfaces change with major revisions. Tool options and results can also change. You have to evaluate the impact and make a decision to either stay on the software release the design is currently in or migrate the design to a new release. Xilinx recommends that you make every effort to stay current with the software.	title 449°0 sing the Vivado Design Suite > Upgrading Designs and IP to the Latest Vivado Design Suite Release  UG896: Designing with IP > Tcl Commands for Common IP Operations	
	Have you thought about your IP upgrade strategy over the life of the design?  Are you upgrading your IP to the version of the Vivado Design Suite you are using?  Do you intend to upgrade your IP to the latest version available or lock it to a specific release?	The Vivado Design Suite enables you to lock your IP to a specific version or upgrade to the current version. It is always best to upgrade the IP to take advantage of RTL and constraints refinements. However, the upgrade may have a design impact. Read the IP Change Log and User Guide to understand changes made in the IP upgrades. Determine an IP upgrade strategy with each software and IP update.	UG949: Using the Vivado Design Suite > Upgrading Designs and IP to the Latest Vivado Design Suite Release  UG896: Designing with IP > IP Basics > Upgrading IP > Reporting IP Status  UG896: Designing with IP > IP Basics > Upgrading IP	
1.3.7	Working with Third-Party Tools		UG949: Using the Vivado Design Suite	
	Are you using third-party synthesis such as Synplify from Synopsys or Precision Synthesis from Mentor Graphics?	The Vivado Design Suite supports third-party synthesis tools. You should become familiar with the tool flows and options for handling IP and constraints.	QuickTake: Configuring and Managing Reusable IP  UG901: Vivado Synthesis > Using Synthesis > Using Third-Party  Synthesis Tools with Vivado IP  UG896: Designing with IP > Using Xilinx IP with Third-Party  Synthesis Tools	
	Are you using third party logic simulation such as VCS from Synopsys or NC-Sim from Cadence Design Systems?  List the simulators used in the Notes section.	The Vivado Design Suite supports using third-party simulators for both behavioral and structural simulation. A target language can be specified for most IP to write out the simulation sources in either VHDL or Verilog. The ModelSim and QuestaSim simulators are integrated with the Vivado IDE. Output products to support both VCS and IUS simulators are produced along with the other IP output products.	UG900: Logic Simulation > Using Third-Party Simulators UG937: Logic Simulation Tutorial	
	Do you need to run structural simulation on any part of your design using a third-party simulation tool?	Structural netlists are automatically created for most IP in the target language specified. The Vivado Design Suite also enables writing structural simulation netlists for Verilog or VHDL for any module or IP. They can have different netlist types, std_logic and std_logic_vector, so you should ensure testbench compatibility. You should become familiar with the process to generate structural netlists.	UG949: Using the Vivado Design Suite > Configuring IP > Generating IP Output Products UG949: Using the Vivado Design Suite > Logic Simulation UG896: Designing with IP > Simulating IP  UG939: Designing with IP Tutorial UG900: Logic Simulation > Understanding Vivado Simulator	

ID	Description	Actions to Take	Relevant Information	Status and Notes
2.1	Design Architecture			
2.1.1	Board Planning		UG483: 7 Series FPGAs PCB Design and Pin Planning Guide PCB Layout Recommendations UG949: Board and Device Planning	
	Have you planned your FPGA location and orientation on the PCB?  Have critical interfaces to the FPGA been planned?	Determine the critical interfaces between the PCB and the FPGA. Orient the FPGA on the PCB to best align the internal FPGA resources with their PCB components. Select initial target I/O banks for critical interfaces.	UG949: Board and Device Planning > PCB Layout Recommendations QuickTake: I/O Planning Overview	
	Have you visualized the data flow through the PCB and FPGA?	Create a top-level floorplan of the FPGA design in the Vivado IDE to visualize the data flow. This ability to see the package pin to internal die relationship can help you make pin assignments that will streamline the critical connectivity.	UG899: I/O and Clock Planning  UG935: I/O and Clock Planning Tutorial	
	Are you familiar with the FPGA Power on requirements for the PCB?  Has the Power Distribution system to the FPGA been properly planned?	The method in which the FPGA gets powered up on the PCB is important. You should familiarize yourself with the various options and requirements. Ensure the FPGA has adequate access to the power related components and voltage planes.	UG949: Board and Device Planning > FPGA Power Aspects and System Dependencies  UG949: Board and Device Planning > PCB Layout Recommendations > Power Distribution System	
	'	Totago planos.		
2.1.2	Device Planning  Has the schematic review spreadsheet been completed?	Using the Schematic Review Spreadsheet will catch many system issues such as:     physical interfaces     configuration support     supplies and power     system monitor     debug pins Ask your FAE for assistance with the schematic review checklist.	UG949: Board and Device Planning XMP277: 7 Series Schematic Review Checklist XTP344: UltraScale Architecture Schematic Review Checklist	
	Has a pinout compatible with the next smaller or larger device in a given package been considered?	If your design size may fluctuate, it's a good idea to ensure I/O pin compatibility to the next smallest or larger device in case unexpected events require a smaller or larger part. Use the Vivado IDE to set Alternate Parts when the FPGA device is expected to be heavily utilized, or if the design is still being modified.	UG949: Board and Device Planning > I/O Planning Design Flows > Defining Alternate Devices  UG899: I/O and Clock Planning > I/O Pin Planning > Defining Alternate Compatible Parts	
	Does the PCB fabrication schedule dictate when the final I/O pinout assignment is due?  Is the FPGA design mature enough to do pin assignments?  Has the "as is" FPGA design been used to reduce risk and validate the pin out?  Is there a requirement to revalidate when it is more mature?	The Vivado Design Suite enables interactive I/O exploration and assignment at each stage of the design process. An empty I/O Planning project can be created to perform early device exploration and I/O planning. However, performing I/O planning after synthesis ensures that the actual clock and I/O logic objects in the netlist can be placed and clock based DRCs are enforced.  Some IP blocks such as memory controllers require careful alignment with I/O pins. Delaying pin assignment until after synthesis when the critical I/O blocks have been configured and potentially floorplanned can reduce routing challenges.	UG949: Board and Device Planning > I/O Planning Design Flows > Determine When the Final I/O Configuration is Required  QuickTake: I/O Planning Overview  UG899: I/O and Clock Planning > Introduction > I/O and Clock  Planning Stages  UG899: I/O and Clock Planning > I/O and Clock Planning Stages > I/O and Clock Planning Design Flow  UG935: I/O and Clock Planning Tutorial	
2.2	Clock and I/O Pin Planning			
2.2.1	VO Planning		UG949: Board and Device Planning UG949: Design Creation UG949: Implementation	
	Are all I/O ports defined at the top level of the RTL design?  Note: A few Xilinx IP have I/O logic instantiated in submodules. Do not attempt to bring those up to the top level.	The RTL design should be crafted in such a way to bring all of the I/Os and global clock logic to the top-level of the design to facilitate easier constraints assignment and analysis.  All Xilinx IP I/O and clock logic should be left in place at the respective levels of logic hierarchy within the IP.	UG949: Board and Device Planning > I/O Planning Design Flows	
	Are wide or critical buses assigned to facilitate streamlined data flow between PCB and FPGA resources?  Has the data bus width caused bank-crossing situations?  Have the GTs been assigned to facilitate data flow?  Has the Connectivity IP and Memory Interfaces been implemented to influence I/O assignments?	The design data flow should be visualized in the Vivado IDE to ensure no obvious congestion or long routing requirements exist through the I/Os. This can be done by creating a top-level floorplan and arranging the floorplan and I/O assignments to facilitate the best data flow from the I/Os to internal FPGA resources.	UG949: Board and Device Planning > I/O Planning Design Flows > Pin Assignment  QuickTake: I/O Planning Overview  UG899: I/O and Clock Planning > I/O and Clock Planning Stages > I/O and Clock Planning Design Flow  UG935: I/O and Clock Planning Tutorial  UG906: Design Analysis and Closure Techniques > Design Closure  Techniques > Floorplanning	

	Description	Actions to Take	Relevant Information	Status and Notes
	Have you considered potential throughput bottlenecks such as	Define each external interface in terms of required Define each external interface in terms of required Define		
	BRAM, DDR, network traffic, etc.?	performance. Ensure they expected performance is feasible		
	Have you ensured there is sufficient headroom in design?	for the design and device.		
	iaro you oncarou aroro lo cambioni nicadrocini in decigini	There are IP available to help measure throughput such as		
	Does the pinout allow the required speeds?	the MIG testbench, and the AXI bandwidth monitor.		
۲.	Are you using stacked silicon interconnect (SSI) technology?	SSI technology requires special attention during I/O	UG949: Implementation > Implementing the Design > Placement	
		planning. Familiarize yourself with the SSI technology	(place_design) > SSI Placement > Manual SLR Assignment	
		requirements and recommendations.	Guidelines	
			UG949: Board and Device Planning > I/O Planning Design Flows > Designing with SSI Devices	
			UG949: Design Creation > RTL Coding Guidelines > Clocking >	
			Additional Clocking Considerations for SSI Devices	
			UG949: Design Creation > RTL Coding Guidelines > Clocking >	
			Clock Skew for Global Clocking Resources in SSI Devices	
			UG906: Design Analysis and Closure Techniques > Design Closure	
			Techniques > Floorplanning > Floorplanning with SSI Devices	
۲,	Was the Vivado GT Wizard or the ISE Transceiver Wizard used to	Use the GT Wizard to ensure that the GTs have been		
	create the pinout for the transceivers in this design?	correctly configured.		
H	Are you using any Xilinx Connectivity IP?	Xilinx Connectivity IP requires consideration during I/O	Refer to the IP Product Guide for more information	
	, , ,	planning. Some IP contain external I/O ports. Ensure you		
	f so, has it been implemented prior to I/O pin assignment?	have implemented it early enough to help influence the		
		pinout.		
		Ensure that the example design for each IP is implemented		
		to ensure that all I/O constraints are properly identified.		
	Have the memory-interface-related I/Os been assigned using MIG?	Using MIG to configure memory interfaces involves an element of I/O planning. Physical constraints and	MIG Checklist UG586: 7 Series FPGAs Memory Interface Solutions User Guide	
	Are all constraints and rules created through MIG included in the	configuration properties are generated while configuring the	UG899: I/O and Clock Planning > I/O Planning for UltraScale Device	
1	inal constraints file?	core. These I/O constraints and configuration properties	Memory IP	
		should propagate through the flow to ensure complete and correct I/O pinout for the design. Verify that the I/Os have	PG058: LogiCORE IP Block Memory Generator Product Guide	
		been assigned properly.		
	Do any external interfaces have critical I/O timing requirements?	Critical interfaces require extra attention during I/O and	UG949: Design Creation > Working with Constraints > Constraining	
l	f so, list them in the Status and Notes field.	timing constraint assignment. List them all to ensure they are properly constrained and considered during I/O	Input and Output Ports	
	roo, not them in the otatas and Notes note.	planning.	UG903: Using Constraints > Constraining I/O Delay	
	Have you considered putting prohibits on VREF pins to ensure	Use the I/O Planning view layout in the Vivado IDE to	UG899: I/O and Clock Planning > I/O Planning > Defining and	
1	hey don't get accidentally assigned?	interactively select the VREF package pins and place prohibits on them.	Configuring I/O Ports > Prohibiting I/O Pins and I/O Banks	
		'	UG935: I/O and Clock Planning Tutorial	
	Have the I/O Standard constraints for all I/O been considered and explicitly assigned for each I/O Port?	Use the I/O Planning view layout in the Vivado IDE to interactively assign I/O physical and I/O Standard	UG949: Board and Device Planning > I/O Planning Design Flows > Pin Assignment	
		constraints. Run the I/O and Clock rules of the report_drc	QuickTake: I/O Planning Overview	
	Are Drive Strength, Slew Rate, and Pull up/down/keepers set for	command to check I/O Standard assignment and	UG899: I/O and Clock Planning > I/O Planning > Defining and	
l '	each I/O port?	compatibility.	Configuring I/O Ports > Configuring I/O Ports	
L			UG935: I/O and Clock Planning Tutorial	
	f used, have DCI Cascade constraints been analyzed for proper	The Vivado Design Suite enables interactive viewing and	UG949: Board and Device Planning > I/O Planning Design Flows >	
	management?	assignment of DCI Cascades in the design. Verify DCI Cascade assignments either using the Vivado IDE or	Pinout Selection > Internal VREF and DCI Cascade Constraints	
		manually.	UG899: I/O and Clock Planning > Configuring the Device > Setting Device Constraints	
L			Section Contactante	
	Does the design use FFs for input and output I/Os?	Run the custom Tcl command report_io_reg.tcl to determine if ILOGIC and OLOGIC are assigned properly.		
١.	Are ILOGIC and OLOGIC attributes correctly applied?	Check the report file to ensure all ports have either an		
1		OLOGIC or ILOGIC assigned.		
L		Identify pins with internal/external terminations and	Refer to the PCB Design and Pin Planning Guide for the FPGA	
	Have you identified pins with internal/external terminations and			
	nnotated the XDC file?	annotate XDC file to share with PCB designer.	architecture you are using.	
			uG483: 7 Series FPGAs PCB Design and Pin Planning Guide	
1	annotated the XDC file?		, , , ,	

ID	Description	Anti-un to Tale	Delevent Information	Chatter and Nation
טו	Description  Are any I/O of the EDCA driving power supplies?	Actions to Take	Relevant Information  Device Planning	Status and Notes
	Are any I/O of the FPGA driving power supplies?	FPGA I/Os have limited drive strength and should 26 Board and considered when sinking/sourcing current to any active or	Device Figurity	
	Have you taken into consideration the pullup/down that may occur	passive component. Also the behavior of some pins may be		
	during power up, configuration, and Flash programming?	different before, during and after FPGA programming and		
	2,	should be considered when connecting to any sensitive		
		circuitry.		
	Do you have IOs that will be driven externally before the device is	For configured but unused pins, verify that any PCB	Xilinx Answer Record 45985	
	powered up or is configured?	connections are not in any possible contention or left	Allina Ariswei Necolu 45565	
	personal appearance of the second sec	floating.		
	Have you considered building evalors level becaling design to	•	LICO40: Poord and Daviso Planning > I/O Planning Daviso Flaves	
	Have you considered building system-level baseline design to check component level interfaces on the FPGA?	You can build a small sample design with just the I/O interfaces and clocks in the design. This ensures proper	UG949: Board and Device Planning > I/O Planning Design Flows > Interface Bandwidth Validation	
	check component level interfaces on the FFGA:	handling of complex I/O configurations and can give you a	interface bandwidth validation	
		sanity check before committing to the I/Os.		
		y		
			<u>UG472: 7 Series FPGA Clocking Resources</u>	
0.00			UG949: Board and Device Planning	
2.2.2	Clock Resource Planning			
			UG949: Design Creation	
	Are all the clocks and devivatives (a.g. phase chifted multiples	Clearly upage and placement have a great impact on yearlife	LICO40: Paged and Davisa Planning > Clask Pagetters Planning and	
	Are all the clocks and derivatives (e.g. phase shifted, multiples, divisions, etc.) for this design known?	Clock usage and placement have a great impact on results.  Make sure to properly plan each global and generated clock	UG949: Board and Device Planning > Clock Resource Planning and Assignment	
	artioratio, etc. j for tille design midWIT!	to be used in the design. Once the design is synthesized,	, tongrinterit	
	Has the intended clock topology been mapped to clock	you can run the report_clock_networks,		
	components (e.g. MMCM, PLL, BUFG, BUFR, etc.) for the given	report_clock_utilization, and report_drc commands to		
	device architecture?	analyze and validate clocking structures and rule		
		adherence. This step is covered in Design Creation and		
	Are there sufficient resources and connectivity to accomplish this	Implementation.		
	assignment?			
	Does the total number of global clock resources used in the design	There are clock placement ramifications for designs that	UG949: Board and Device Planning > Clock Resource Planning and	
	exceed the device limit of 32 for 7-Series devices? The limit for	require more than 16 global clocks in 7 series devices and	Assignment > Selecting Clocking Resources	
	UltraScale is high, but special design considerations are required	24 global clocks in UltraScale devices. Further clock		
	when using large numbers of global clocks.	planning may be required to either share some global	UG949:Design Creation > RTL Coding Guidelines > Clocking	
		clocks or move some of the clocks to non-global clocking	HOOMS Hair a Constraints a Defining Classes	
	Are you familiar with when to use SRCC I/O pins vs. MRCC pins (7	resources. All clocks should be defined on either global or	UG903: Using Constraints > Defining Clocks	
	series devices)?	regional clock resources. Once the design is synthesized,		
	Are all internally generated clocks distributed on a dedicated clock	you can run the report_clock_utilization command and analyze the resulting report. Look for over utilized clock		
	resource (e.g. BUFG, BUFR, etc.)?	resources. This step is covered in Design Creation and		
	, , , , , , , , , , , , , , , , , , , ,	Implementation.		
	List any clocks that are on local routing resources in the Status	<b>F</b>		
	and Notes field.			
	Are you using Source Synchronous Interfaces?	Source synchronous interfaces have special clocking	UG949:Design Creation > RTL Coding Guidelines > Clocking	
		requirements. Familiarize yourself with these requirements.		
	Has the clocking been properly configured?		UG903: Using Constraints > Defining Clocks	
		The Vivado Design Suite includes constraint templates to		
		assist with complex constraint creation.		
	If over utilized, can and should any of the Vivado IP share clock	Sharing clocking resources can address possible timing	UG896: Designing with IP > IP Basics> Creating an IP Customization	
	resources?	issues while reducing overall clock power dissipated. The		
		Vivado IP has been constructed to enable sharing of top-	UG895: System-Level Design Entry	
		level clock logic across multiple IP. This is configured within	OG033. System-Level Design Entity	
		the IP customization wizard. Consider consolidating IP		
		clock resources if additional clock resources are needed.		
	Are tradeoffs between MMCM and PLL usages considered?	The MMCM/PLL have different features and characteristics	UG949: Board and Device Planning > Clock Resource Planning and	
	2	for jitter, performance, accuracy and power depending	Assignment > Selecting Clocking Resources	
	Have you used the Vivado Clocking Wizard to configure the	which is used and on how they are configured. Understand		
	MMCMs and PLLs?	the tradeoffs between the two. Analyze your design usage	UG949: Design Creation > RTL Coding Guidelines > Clocking >	
		of MMCMs and PLLs and determine if they are the optimal	Controlling the Phase, Frequency, Duty-Cycle, and Jitter of the Clock	
		choices.		
		Use the Clocking Wizard to configure MMCM/PLL settings.		
	Have you considered using BUFGMUX clock muxes?	If a clock MUX or advanced clock gating is needed, using	UG949: Design Creation > RTL Coding Guidelines > Clocking	
	,	the dedicated BUFGMUX provides improved results over		
		general logic. Understand the advantages of using		
		BUFGMUXs and apply where possible.		

ID	Description	Actions to Take	Relevant Information	Status and Notes
טו				Status ailu Notes
	Are the BUFGMUX/BUFGCTRL clock inputs located in the right region?	For 7 series devices, the clock inputs when comin§ 4.60 MMCM/PLL or I/O should both originate from either the upper half or lower half of the device.	Device 4월 편한환대 and Device Planning > Clock Resource Planning and Assignment > Selecting Clocking Resources	
		For UltraScale devices, it is suggested to place both inputs when sourced by an MMCM/PLL or I/O into the same clock region or bank.		
	Are all single-ended I/O standard based clocks placed on the P-side of a GCLK or CCLK pin?	Single-ended clock must use the p-side of a CCIO for proper connection. Verify that all single ended IO standard clocks are assigned properly.	UG949: Board and Device Planning > Clock Resource Planning and Assignment > Selecting Clocking Resources > 7 Series Devices > Single or Multi Region Clock Pin Selection	
2.2.3	Non-signal and Power Pin Connectivity		UG949: Board and Device Planning  UG949: Configuration and Debug	
	Will the XADC or SYSMON be used to monitor internal die voltage/temps, current draw on power supplies, or external sampling ADC mode?	The XADC is valuable to understand the on-chip characteristics of power supplies and die temperature. Having it properly connected and available allows additional insight to the chip operation. The XADC must be powered and connected properly to allow reliable operation.	UG949: Board and Device Planning > FPGA Power Aspects and System Dependencies > Measuring Power and Temperature > Power Measurement Techniques > Performing On-Board Monitoring  UG480: 7 Series FPGAs and Zyng-7000 All Programmable SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide UG580: UltraScale Architecture System Monitor User Guide	
2.3	Power Planning and Analysis			
	•		UG949: Board and Device Planning	
2.3.1	General Analysis	D ( )		
	Has the Xilinx Power Estimator (XPE) or report_power been run?  Has the design exceeded its Power budget?	Perform early power analysis using Xilinx XPE and final analysis with the Vivado report_power command. Measure power at each stage of the design and make power reducing design modifications, if needed.	UG949: Board and Device Planning > Worst Case Power Analysis Using Xilinx Power Estimator (XPE)  UG907: Power Analysis and Optimization > Estimating Power — Initial Evaluation Stage	
	Can outputs be set to a lower voltage, lower drive strength, or	Examine any outputs that can use lower power settings.	UG949: Board and Device Planning > Worst Case Power Analysis	
	slower slew rate (IBIS simulation may be required)?	Assign new constraint values and run the <i>report_drc</i> command to validate the new assignments.	Using Xilinx Power Estimator (XPE)  UG907: Power Analysis and Optimization	
	Has it been determined that terminations are absolutely needed (IBIS simulation required)?	DCI termination consumes additional on-chip power that contributes to both current draw and junction temperature	UG949: Board and Device Planning > Worst Case Power Analysis Using Xilinx Power Estimator (XPE)	
	Note: DCI termination can always be selectively enabled (assuming Vrn/Vrp connections are made) if there are unforeseen issues.	increase. Evaluate all terminations for possible removal.	UG907: Power Analysis and Optimization	
	Can the FPGA-to-FPGA communications that use LVDS be implemented via a single-ended interface to reduce power?	Single-ended I/O interfaces consume less power in general. Examine using single-ended I/O interfaces. Make the appropriate design changes, assign new constraint values and run the report_drc command to validate the new assignments.		
2.4	Configuration			
			UG949: Board and Device Planning	
2.4.1	General Hardware		UG949: Configuration and Debug	
	Is the targeted memory device and memory solution supported by Xilinx for FPGA configuration?	Verify the desired memory device is supported by Xilinx.	UG949: Configuration and Debug > Configuration Product family Configuration User Guide UG908: Programming and Debugging XMP277: 7 Series Schematic Review Checklist XTP344: UltraScale Architecture Schematic Review Checklist	
	Are the configuration signals accessible for debug and are status indicators (LED) for pins brought out (i.e. INIT/DONE) to the PCB?	INIT and DONE are the most important status signals available and are key to understanding the configuration status and failures. Easy access to the pin will accelerate the debug process if a configuration failure is experienced.	Product family Configuration User Guide  XMP277: 7 Series Schematic Review Checklist  XTP344: UltraScale Architecture Schematic Review Checklist	
	Has the PUDC_B pin been tied appropriately?	If you do not want to use the internal pull-ups during configuration, then PUDC_B needs to be tied High.	Product family Configuration User Guide  XMP277: 7 Series Schematic Review Checklist	
		If internal pull-up resistors are desired on the SelectIO pin after power-up and during configuration, then verify that PUDC_B is Low.	XTP344: UltraScale Architecture Schematic Review Checklist	
		This pin must not be left floating before and during configuration.		
	Have you made sure that the pins on an unpowered FPGA are not	Review the schematic to verify.	Product family Configuration User Guide	
	driven by an external source?	© Copyrig	nt 2011年2月17年7 7 Series Schematic Review Checklist	

ID	Description	Actions to Take	Relevant Information	Status and Notes
	·	2.0 Board and	Devire अवागणक a Scale Architecture Schematic Review Checklist	
2.4.2	Voltage Compatibility		UG949: Board and Device Planning	
	Is the CFGBVS pin set appropriately and have the cautions been	Verify that the pin selection matches the targeted	Product family Configuration User Guide	
	reviewed for handling of this signal?	configuration mode bank voltage. For details on this pin	XMP277: 7 Series Schematic Review Checklist	
		refer to the Configuration User Guide.	XTP344: UltraScale Architecture Schematic Review Checklist	
	If using external SPI or parallel NOR flash, have the bank voltages	Verify the SPI or parallel NOR support the flash bank	SPI or Parallel NOR Flash Data Sheets	
	been verified to ensure they are compatible?	voltage I/O selected.	Product family Configuration User Guide	
			XMP277: 7 Series Schematic Review Checklist	
			XTP344: UltraScale Architecture Schematic Review Checklist	
2.4.3	JTAG (Recommended for All Boards)		UG949: Board and Device Planning	
	Do you have the appropriate JTAG cable for your device?	Ensure the board includes a supported USB for Digilent	Product family Configuration User Guide	
		cable or ribbon cable connector for the Xilinx Platform	DS593: Platform Cable USB II Data Sheet	
		Cable USB II JTAG cable interface. JTAG cable access is		
		valuable for debug and device status regardless of the configuration mode selected.		
	Maria de la companya della companya della companya della companya de la companya della companya		B + 16 7 0 6 17 11 0 11	
	If third-party devices are in the JTAG chain, have the test logic reset (TRST), compliance enable, or other JTAG control signals	Verify the design contains the proper connections for configuration and debug.	Product family Configuration User Guide	
	for all devices in the target chain been properly connected?	configuration and debug.	XMP277: 7 Series Schematic Review Checklist	
	lor an acvices in the target chain been properly connected?		XTP344: UltraScale Architecture Schematic Review Checklist	
I			Third-Party Device Data Sheet	

ID	Description	Actions to Take	Relevant Information	Status and Notes
3.1	Design Hierarchy			
3.1.1	General Analysis		UG949: Design Creation	
	Was the design hierarchy defined to accommodate module function or clock isolation and floorplanning?	The logic hierarchy of the design should be planned with forethought to isolate clock regions, or specific functions where possible. Consider restructuring hierarchy where possible to group related logic.	UG949: Design Creation > Defining a Good Design Hierarchy > Address Floorplanning Considerations UG949: Design Creation > Defining a Good Design Hierarchy	
	Are all data paths registered at logical boundaries?	Register all data path signals at hierarchical boundaries to better facilitate floorplanning, timing analysis/debug and out-of-context implementation.	UG949: Design Creation > Defining a Good Design Hierarchy > Register Data Paths at Logical Boundaries	
	Are all clocking elements at the top level of design?  Note: IP clock logic is located at the top level of the IP logic hierarchy and should not be brought up to the top-level.	It is much easier to share clocking resources when they are at the top-level of the design, thus improving P&R, timing, and/or power in the design. Constraining and debugging clocks is also generally easier when placed at the top-level of hierarchy compared to when buried in the design.	UG949: Design Creation > Defining a Good Design Hierarchy > Place Clocking Elements Toward the Top Level	
	Have you run the RTL DRCs to determine if your code have conditions that may limit functionality of performance?	The Vivado Design Suite has an ever-expanding set of DRC checks that can be run on the Elaborated RTL design. Elect to elaborate your design and analyze the Messages view to find any potential RTL code issues.	UG949: Design Creation > RTL Coding Guidelines > Running RTL DRCs UG906: Design Analysis and Closure Techniques > Logic Analysis Within the IDE > Validating Design Methodology Logic DRCs	
3.2	IP Integration			
3.2.1	Configuring IP		UG949: Using the Vivado Design Suite UG949: Design Creation	
	Is the IP interface fully compliant with AXI4 protocol?	Vivado IP is delivered with AXI4 compliant interconnect.  Any custom IP should also follow these guidelines.  Run the check_bd_axi_interface.tcl custom Tcl command to report any discrepancies.	UG949: Design Creation > Working with Intellectual Property (IP) > AMBA AXI  QuickTake: Configuring and Managing Reusable IP  UG896: Designing with IP	
		ARM provides a set of SystemVerilog assertions that can be used identify AXI4 violations during simulation. They are free and can be quite useful. A link is provided in the Relevant Information column.	UG939: Designing with IP Tutorial  AMBA® 4 AXI4™, AXI4-Lite™, and AXI4-Stream™ Protocol  Assertions User Guide	
	Are you getting messages about missing clocks when using an IP?	Each IP may contain timing constraints to support the IP. Review the Synthesis and Implementation Messages and log files to ensure the IP constraints are being properly applied.	UG949: Using the Vivado Design Suite > Configuring IP > IP Constraints  UG896: Designing with IP > IP Basics > Understanding IP Constraints	
3.3	RTL Coding Guidelines			
3.3.1	Coding Style: RTL General Guidelines		UG949: Design Creation	
	Are you using the Vivado Design Suite HDL Templates?	The HDL templates provide recommended coding styles and instantiation templates for targeting Xilinx FPGAs. It is suggested to use these to ensure best results.	UG949: Design Creation > RTL Coding Guidelines > Using Vivado Design Suite HDL Templates <u>UG895: System-Level Design Entry &gt; Working with Source Files &gt; Editing Source Files</u>	
	Are Verilog blocking statements used for unregistered logic and non-blocking for registered logic?	Misuse of blocking and non-blocking statements can result in synthesized results not matching RTL simulation behavior. Following this guideline helps prevent this from occurring. Review the synthesis log file for warnings.	UG949: Design Creation > RTL Coding Guidelines > Basic Functionality > Blocking Statements vs. Non-Blocking Statements	
	Are VHDL/Verilog Sensitivity lists complete?	Incomplete sensitivity lists can lead to synthesis results not matching RTL simulation. Review the synthesis log file for warnings.	UG949: Design Creation > RTL Coding Guidelines > Basic Functionality > Incomplete Sensitivity List	
	Have you ensured that there are no Delays in the RTL code?	Delays in HDL code are not synthesizable. Improper use of delays in synthesizable RTL code can result in synthesis results not matching RTL behavior. It is suggested to review and/or remove all delays in synthesized code.	UG949: Design Creation > RTL Coding Guidelines > Basic Functionality > Delays in RTL Code	
	Have you ensured that there are no incomplete if/else clauses?	Incomplete if/else statements can infer latches in combinatorial blocks and infer clock enables in synchronous blocks. This can result in unneeded timing issues when that is not required behavior for functionality and/or power savings. Ensure if/else clauses are complete unless determined necessary.	UG949: Design Creation > RTL Coding Guidelines > Basic Functionality > Latch Inference	
	Are you using for/while loops in RTL code?	For/while loops are not always synthesizable and even when deterministic, does not always create the best results in terms of logic and synthesis runtime. It is generally suggested to avoid such constructs in synthesizable code.	UG949: Design Creation > RTL Coding Guidelines > HDL Coding for Efficiency > Use of Loops in Code	

ID	Description	Astions to Tales	Delevent Information	Chatter and Nation
ID	Description  Are State-machine type, style and encoding properly selected?	Actions to Take  Understanding and controlling state-machine  3.0 Des implementation often results in the best trade-offs of performance, area, power and reliability of a circuit. Proper thought and guidance up front often leads to best characteristics for a given design.	Efficiency > State Machine Guidance	Status and Notes
	Does any hierarchy contain mixed clock edges?	Mixing clock edges may lead to more critical paths in the design. Use this with discretion and understanding of timing impacts to the design.	UG949: Design Creation > RTL Coding Guidelines > HDL Coding for Efficiency > Avoid Mixing Edges of a Flip Flop	
	Was debug logic coded for easy removal?	Debug logic serves a valuable purpose in the bring up of the design but can lead to more difficult timing closure and increased power. For best end results, it is suggested to code any temporary debug logic in a way to facilitate easy removal.	UG949: Design Creation > RTL Coding Guidelines > HDL Coding for Efficiency > Use of Debug Logic	
	Are there any arrays declared in port declarations?	Defining arrays in port declarations can lead to difficulties in mixed-language design as well as difficulty in verification/debug. It is generally suggested to avoid arrays in port declarations.	UG949: Design Creation > RTL Coding Guidelines > HDL Coding for Efficiency > Arrays in Port Declarations	
	Are there a large number of Control Sets in the Design?	Large numbers of control sets (unique clock enable, clock and resets) can lead to less dense placement and thus longer wire-lengths resulting in more difficult timing and higher power. It is suggested to understand and where possible limit unique clock enables, resets and clock domains in the design.	UG949: Design Creation > RTL Coding Guidelines > Control Signals and Control Sets  UG906: Design Analysis and Closure Techniques > Viewing Reports and Messages > Creating Design Related Reports > Report Control Sets	
3.3.2	Coding Style: Fanout Guidelines		UG949: Design Creation	
	Are High Fanout Nets Avoided?	High fanout nets can lead to timing issues in critical paths of the design.  Run the report_high_fanout_nets and report_timing commands and analyze the high fanout nets. Determine if any can be reduced.	UG949: Design Creation > RTL Coding Guidelines > Coding Styles to Improve Performance > High Fanouts in Critical Paths	
	Are flip-flops duplicated to reduce high fanout nets?	Run the report_fanout command to identify candidates for replication.	UG949: Design Creation > RTL Coding Guidelines > Coding Styles to Improve Performance > High Fanouts in Critical Paths > Use Register Replication	
	Are high fan-in nets (associated with large muxes and buses) constrained and accommodated in the design?	Evaluate high fan-in logic for possible timing and/or routing issues and ensure best coding practices are applied including applying additional pipelining if possible.	UG949: Design Creation > RTL Coding Guidelines > Coding Styles to Improve Performance > Managing Wide Buses	
3.3.3	Coding Style: Resets		UG949: Design Creation	
	Does the reset functionality follow Xilinx guidelines?	You should: minimize the number of resets; reset control logic only, and avoid resetting the datapath; avoid active low resets. Run the report_reset_signals.tcl custom Tcl script to ensure proper use of resets.  Global resets are often not necessary in FPGA design and can consume large amounts of routing and can cause timing issues both inside and outside the reset timing paths. It is suggest to only code resets in the portions of the design that are necessary for proper operation and avoid resets in all other areas of the design.	UG949: Design Creation > RTL Coding Guidelines > Control Signals and Control Sets > Resets > When and Where to Use a Reset	
	Can the block be put into a deterministic reset condition either synchronously or asynchronously?	Xilinx generally recommends using synchronous resets when a reset is necessary for functionality. Using synchronous resets gives more flexibility to resource mapping, generally providing improved results in performance, area, and power. Use synchronous resets when a reset is necessary.  Use the report_reset_signals.tcl custom Tcl command to identify control signals and reset.	UG949: Design Creation > RTL Coding Guidelines > Control Signals and Control Sets > Resets > Synchronous Reset vs. Asynchronous Reset	
	Are mixed reset polarities used?	Mixing reset polarities can result in sub-optimal timing on the reset path, which in many designs can be critical for timing. Mixed polarities also limit resource mapping to elements like global routing for improved implementation particularly when using bottom-up or out-of-context design flows. It is suggested to choose active high or active low resets and use them consistently in the design.	UG949: Design Creation > RTL Coding Guidelines > Control Signals and Control Sets > Resets > Control Signal Polarity (Active-High vs. Active-Low)	
	Have you put high fanout reset nets onto BUFGs (total number less than 3), or replicated the driver for fanout limitation?	In some cases, improved timing and routability can be seen when high-fanout nets like resets are mapped to BUFGs. It is suggested to evaluate this in situations where very high fanout nets exist to see if results can be improved.	UG949: Design Creation > RTL Coding Guidelines > Clocking > Clock Resource Selection Summary	
		© Copyrig	ht 2013 Xilinx	

ID	Description	Actions to Take	Relevant Information	Status and Notes
	Does each clock domain have an independent reset line?	In general, it is suggested to avoid resets on logic that the solution of require it. On paths that do require resets, ensure		
		resets are properly created and constrained particularly when a common reset crosses a clock domain.		
	Have you checked that the design has no FFs that have an asynchronous de-assertion of the preset or clear input?	Xilinx generally recommends no resets or, if needed, synchronous resets. In the event that asynchronous resets are used, ensure that the reset is synchronously deasserted and properly timed.		
		Run the report_reset_signals.tcl custom Tcl script to ensure proper use of FFs.		
3.3.4	Coding Style: Memories		UG949: Design Creation	
	Were the Vivado Design Suite HDL templates used to infer memories?	Improperly coded memory arrays can result in sub-optimal implementation results. It is suggested to use the Vivado Design Suite HDL Templates for memory inference to ensure that Xilinx BRAM and/or LUTRAM is properly inferred.	UG949: Design Creation > RTL Coding Guidelines > Inferring RAM and ROM	
	Is the BlockRAM output register being used?	Using the output registers of the BRAM can result in over 1ns clock-to-out improvement from the BRAM at the cost of added latency during read. You can also gain an extra 500 ps with a 3 cycle read with one in fabric. If this is acceptable, it is highly suggested to use these registers.	UG949: Design Creation > RTL Coding Guidelines > Inferring RAM and ROM > Performance Considerations when Implementing RAM	
	Is the proper write mode selected for the RAM?	BRAM write modes can impact functionality, power and reliability depending on the selected mode and operation of the BRAM. It is suggested to understand and always choose the proper write mode to match desired functionality, power and operation goals.	UG949: Design Creation > RTL Coding Guidelines > Inferring ROM and RAM > Selecting the Proper Block RAM Write Mode	
	Was the hard FIFO selected for FIFO buffering functions?	The dedicated hard-FIFO has performance, power, and area benefits over using a soft implementation of a FIFO. It is also more easily migrated to UltraScale devices. It is suggested to evaluate and use the hard FIFO where possible.	UG949: Design Creation > RTL Coding Guidelines > FIFO Creation	
3.3.5	Coding Style: DSP		UG949: Design Creation	
	Does the DSP bit width match the target device for optimal area and performance?	The DSP block has specific, bounded input widths per block depending on the selected operation. Understand how the desired precision width of the coded function maps to one or more DSP blocks and therefore allows for proper expectations so that coding modifications such as additional pipelining can be properly accounted for.	UG949: Design Creation > RTL Coding Guidelines > Coding for Proper DSP and Arithmetic Inference	
	Has signed vs. unsigned been considered both for algorithm performance and DSP48 usage?	The DSP multiplier natively performs signed operations. Using unsigned arithmetic reduces the precision of the block. Understand how this affects bit width selection and mapping into the DSP blocks.	UG949: Design Creation > RTL Coding Guidelines > Coding for Proper DSP and Arithmetic Inference	
	Have the dedicated DSP48 routing resources and logic been optimally used?	The DSP block has built-in "cascade" logic that efficiently implements arithmetic/filter operations that extend beyond a single DSP block. Using cascades and getting the best implementation requires specific pipelining and coding style considerations. When inferring arithmetic/filter operations that extend beyond a single DSP block, understand the best coding practices to infer these paths.	UG949: Design Creation > RTL Coding Guidelines > Coding for Proper DSP and Arithmetic Inference	
	Has the multiplier in the DSP48 been fully pipelined using the registers in the DSP48?	Proper pipelining for the DSP multiplier not only improves performance characteristics but also improves power for multipliers implemented in the DSP Blocks. Understand and, when possible, add additional pipelining to improve performance/power characteristics.	UG949: Design Creation > RTL Coding Guidelines > Coding for Proper DSP and Arithmetic Inference	
	Is the arithmetic code reset synchronous, active high and initializes/resets to zeroes?	Best practice is to not use reset where not needed, but, when needed, it is suggested the reset to be synchronous, active high and reset to a zero to have it properly inferred into a DSP48 block. Follow this guideline for any register intended to be placed into a DSP block.	UG949: Design Creation > RTL Coding Guidelines > Coding for Proper DSP and Arithmetic Inference	
	Is the code structured to take advantage of multiplication-addition flows for optimal performance?	It is suggested to understand the structure and capabilities of the DSP block so that coding styles, when feasible, match the datapath and pipelining paths in the block to ensure optimal inference.	UG949: Design Creation > RTL Coding Guidelines > Coding for Proper DSP and Arithmetic Inference	
3.3.6	Coding Style: Clocking		UG949: Board and Device Planning UG949: Design Creation	
			oht 2013 Xilinx	

ID	Description	Actions to Take	Relevant Information	Status and Notes
	Are all clock resources (i.e. IBUFGs, BUFGs, BUFRs, , PLLs,	Manual placement of clock logic objects can help improvenes	gnue 349: Board and Device Planning > Clock Resource Planning and	
	global/regional clock pins, etc.) instantiated?	performance. Understand the clocking requirements of the	Assignment	
	Have location constraints been created for the any of the clock	device before attempting to assign placement constraints for clock resources. Use the Vivado IDE to visualize clock	UG949: Design Creation > RTL Coding Guidelines > Clocking	
	resources?	regions, I/O banks, and clock logic and to interactively assign placement constraints.	UG906: Design Analysis and Closure Techniques > Timing Analysis Features	
		Run report_drc to validate the assignments.	UG906: Design Analysis and Closure Techniques > Viewing Reports	
		Ensure all clock inputs are placed on Clock Capable (CC) or Global Clock (GC) pins.	and Messages > Creating Design Related Reports  UG906: Design Analysis and Closure Techniques > Design Closure Techniques > Floorplanning	
		Run the report_clock_utilization Tcl command to report clock resources with a location constraint, and run the report_clock_networks Tcl command to visualize the topology of each individual clock tree.		
	Are all clock resources being properly selected?	All clock sources should be analyzed for possible consolidation as well as ensure proper construction and no	UG949: Design Creation > RTL Coding Guidelines > Clocking	
	Are all internally generated clocks distributed on a dedicated clock resource (e.g. BUFG, BUFR, etc.)?	possible conflicts could exist during design implementation.	UG906: Design Analysis and Closure Techniques > Timing Analysis Features	
	List any clocks that are on local routing resources in the Status	Run report_clock_networks , report_clock_utilization and report_drc to analyze and validate clocking structures and	UG906: Design Analysis and Closure Techniques > Viewing Reports and Messages > Creating Design Related Reports	
	and Notes field.	rule adherence.	UG906: Design Analysis and Closure Techniques > Design Closure	
			Techniques > Floorplanning	
	Is the RTL/IP designed so that no LUT-gated clocks are used?  List any gated clocks in the Status and Notes field.	Clock gating should be performed using the clock enables of synchronous elements and/or clock buffers enables and should never use LUT logic for gating functions. Ensure proper coding styles and synthesis inference behavior on clock lines to ensure no LUTs or other logic exists on the clock lines.	UG949: Design Creation > RTL Coding Guidelines > Clocking > Controlling the Phase, Frequency, Duty-Cycle, and Jitter of the Clock > Using Gated Clocks	
	Is MMCM and/or PLL LOCK signal monitored to ensure a clean clock on the input prior to the reset being released to the circuitry in that clock domain?	Run check_pll_connectivity.tcl custom Tcl command and examine pll_io_check_report.txt to report PLL and MCMM connectivity.	UG949: Design Creation > Coding Styles for Higher Reliability > Controlling and Synchronizing Device Startup	
	If using the mux function within the BUFGMUX, have clock transition requirements been considered?	The BUFGMUX has built in logic to ensure "glitch-free" transition of clock sources. Ensure proper considerations are made in terms of timing and input clock stability to ensure safe clock transition of clock sources.	UG949: Design Creation > RTL Coding Guidelines > Clocking > 7 Series Device Clocking > Global Clocking Resources	
	Does the design require that a multi-cycle path be used?	Use properly coded and constrained multi-cycle paths can relax timing, on related and unrelated paths in the design. Evaluate the use and constraint of multi-cycle paths to improve overall implementation results.	UG949: Design Creation > Working with Constraints > Adding Multicycle Path Constraints	
3.3.7	Coding Style: Reliability		UG949: Design Creation	
	Have all clock domain crossing been analyzed and classified as synchronous or asynchronous?	Synchronous CDCs should have both clocks properly related by phase. Asynchronous CDC should have proper timing exceptions and synchronization created.	UG949: Design Creation > RTL Coding Guidelines > Coding Styles for Higher Reliability > Clock Domain Crossings	
		Run the <i>report cdc</i> Tcl command and examine the results.	UG906: Design Analysis and Closure Techniques > Timing Analysis Features	
		Verify that all clock domain crossings have been closely analyzed.	UG906: Design Analysis and Closure Techniques > Viewing Reports and Messages > Creating Design Related Reports	
	Are all asynchronous crossings properly synchronized?	For reliable data capture across asynchronous clock domains, proper synchronization practices should be employed.	UG949: Design Creation > RTL Coding Guidelines > Coding Styles for Higher Reliability > Clock Domain Crossings > Asynchronous Domain Crossing	
	Are phase differences between synchronous clock domains minimized for all synchronous domain crossings?	When crossing synchronous clock domains, large phase differences can cause large setup and/or hold times to occur resulting in sub-optimal timing and longer P&R times. Analyze and reduce any phase differences between clock domains in which data must be passed.	UG949: Design Creation > RTL Coding Guidelines > Coding Styles for Higher Reliability > Clock Domain Crossings > Synchronous Domain Crossing, But Potentially Very High Skew	
	Is the design properly synchronized for safe startup?	Upon release of the global reset and enable for the device at start-up, some considerations should be made in order to ensure the design starts in a known and desired state. Ensure that the registers are initialized to desired values and the clocks are released in a controlled manner to ensure safe startup.	UG949: Design Creation > RTL Coding Guidelines > Coding Styles for Higher Reliability > Controlling and Synchronizing Device Startup	
	Are there any untimed resets being used in the design?	Untimed resets can produce unpredictable behavior in the design when asserted or more importantly deasserted.  Ensure safe and known behavior for all design paths including reset.	UG949: Design Creation > RTL Coding Guidelines > Coding Styles for Higher Reliability > Use of Untimed Resets	

ID	Description	Actions to Take	Relevant Information	Status and Notes
	Has the design avoided the use of combinational feedback; (i.e. the looping of combinational processes)?	Combinatorial loops can create timing hazards that are 0.0 Des difficult to predict or avoid and prevents optimizations to the design to improve power and other characteristics thus should be avoided.	១ឃើច <b>9<sup>រដូច្ន</sup>:</b> Design Creation > RTL Coding Guidelines > Coding Styles for Higher Reliability > Avoid Combinational Loops	
		Run the check_timing -verbose -override_defaults loops - file report.txt command to analyze for any combinatorial loops in the design.		
3.3.8	Coding Style: Performance		UG949: Design Creation	
	Is logic connecting to hard resources (DSP48, BRAMs) pipelined to achieve required frequency?	Critical timing paths often occur from larger blocks like BRAMs and DSPs and in particular, the output paths from these components. It is suggested to pipeline the outputs of such components in order to improve the overall performance of these paths.  Run the report_design_analysis Tcl command, which reports if BRAMs or DSPs are in the critical paths and if the optional pipeline registers are used.	UG949: Design Creation > RTL Coding Guidelines > Coding Styles to Improve Performance > Pipelining Considerations	
	Have registers been evaluated/optimized for implementation into SRL16 resources?	Shift Register LUTs (SRLs) often help reduce FF resource needs for data buffering and pipeline balancing of sections of the design. Evaluate when to use these resources and when to use standard registers to best meet goals for performance, area and power.	UG949: Design Creation > RTL Coding Guidelines > Coding Shift Registers and Delay Lines	
	Has the recommended coding style been followed for most efficient element inference?	Best results are seen when coding is performed with knowledge and understanding of how it will map into the underlying architecture. Understand how coding decisions will result in the target architecture.	UG949: Design Creation > RTL Coding Guidelines > Know What You Infer	
3.3.9	Coding Style: Power		UG949: Design Creation	
	Are areas of the device not in use at all times coded to be gated off?	If there are significant sections of the design that are not in use for sustained periods of time, coding in an enable at the clock domain for module level can gate off unnecessary switching thus saving power. Evaluate all blocks in the design for this potential power saving technique.	UG949: Design Creation > RTL Coding Guidelines > Coding Styles to Improve Power > Gate Clock or Data Paths	
	Have the low power options been considered for memory creation?	BRAM dynamic power is directly proportional to the time it is enabled. By disabling the BRAM when not needed, significant power savings can be seen. BRAM write mode also impacts power, and selecting the proper mode allows the BRAM to function most efficiently in terms of power. Review BRAM configurations and ensure the setting match functional needs while not dissipate unneeded power.	UG949: Design Creation > RTL Coding Guidelines > Coding Styles to Improve Power > Best Practices for Block RAM in Design	
3.3.10	Coding Style: Debug			
	Have you thought about which debug cores you plan to use and	On an RTL or Synthesized design set the MARK_DEBUG	UG908: Programming and Debugging > In-System Logic Design Debugging Flows	
	what signals you plan to monitor?  Have you placed the "MARK_DEBUG" attribute on the signals you wish to preserve and monitor?	constraint on the nets to be debugged.	<u>Deougging Flows</u>	
	Have you instantiated any debug cores? If so list the in the Notes section.			
3.4	Constraints Creation		LICOMO: Design Creation	
3.4.1	Organizing Design Constraints  Are all the necessary constraint files listed in the project or in the	Run report_compile_order –constraints to review the	UG949: Design Creation  LIG949: Design Creation > Working with Constraints > Organizing	
	Are all the necessary constraint files listed in the project or in the script?	constraint files processing sequence or visualize the same info in the Vivado IDE (see the Compile Order view in the Sources window).	UG949: Design Creation > Working with Constraints > Organizing the Design Constraints > Recommended Constraint Files <u>UG903: Using Constraints &gt; Constraints Methodology &gt; Organizing Your Constraints</u>	
			UG945: Using Constraints Tutorial	
	Does the sequence of timing constraints applied to my design match the recommended one?	Use the Timing Constraints Editor in the Vivado IDE to visualize the timing constraints order loaded in memory or type write_xdc to write all the valid constraints to a file for review.	UG949: Design Creation > Working with Constraints > Organizing the Design Constraints > Recommended Constraints Sequence  UG903: Using Constraints > Constraints Methodology > Ordering Your Constraints  UG903: Using Constraints > XDC Precedence	
	Does the design need different timing constraints for synthesis and for implementation?	Implementation constraints usually need to be more specific than synthesis constraints (point-to-point exceptions obvisical constraints). Also, when elaborated netlist and	UG949: Design Creation > Working with Constraints > Organizing the Design Constraints > Creating Synthesis Constraints	

ID	Description	Actions to Take	Relevant Information	Status and Notes
	Description		gnue 9499 Design Creation > Working with Constraints > Organizing	Status and Notes
		constraints must be used for synthesis and implementation.	the Design Constraints > Creating Implementation Constraints	
			UG903: Using Constraints > Constraints Methodology > Creating	
			Synthesis Constraints  Synthesis Constraints	
			UG903: Using Constraints > Constraints Methodology > Creating Implementation Constraints	
			implementation Constraints	
3.4.2	Defining Clocks		UG949: Design Creation	
	Have all the primary clocks been defined on netlist objects that	Primary clocks are typically defined on primary input ports	UG949: Design Creation > Working with Constraints > Defining	
	correspond to the design boundary?	or on the output of Gigabit Transceiver blocks (recovered clock with its own phase).	Clock Constraints > Creating Primary Clocks	
		clock with its own phase).	UG903: Using Constraints > Defining Clocks	
			QuickTake: Design Constraints Overview	
			QuickTake: Creating Basic Clock Constraints	
	Is any primary clock defined in the transitive fanout of another	This type of clocking scheme should be avoided: the	UG949: Design Creation > Working with Constraints > Defining	
	primary clock? (to be avoided)	second clock blocks the propagation of the first clock, and	Clock Constraints > Creating Primary Clocks	
		the insertion delay (skew) of the clocks becomes inaccurate	UG903: Using Constraints > Defining Clocks	
		during timing analysis.	GOODS Gaing Constraints - Benning Glooks	
	Have the generated clocks been defined in the transitive fanout of	When there is no logical path between a generated clock	UG949: Design Creation > Working with Constraints > Defining	
	their master clock?	and its master clock, the insertion delay of the generated clock cannot be computed and the skew becomes	Clock Constraints > Creating Generated Clocks	
		inaccurate during timing analysis.	UG903: Using Constraints > Defining Clocks	
			QuickTake: Creating Generated Clock Constraints	
	Are some generated clocks defined on pins where the Vivado Design Suite automatically creates some generated clocks (e.g.	Validate that generated clock constraints match the auto- generated clock waveform.	UG949: Design Creation > Working with Constraints > Defining Clock Constraints > Creating Generated Clocks	
	MMCM, BUFR,)? If so, does their waveform match the one the	generated Gock wavelonn.	•	
	tool would have automatically generated?		UG903: Using Constraints > Defining Clocks	
			QuickTake: Creating Generated Clock Constraints	
3.4.3	Constraining Input and Output Ports		UG949: Design Creation	
00	Are all the Input Ports constrained with an input delay?	Validate that all input ports have input delay constraints.	UG949: Design Creation > Working with Constraints > Constraining	
		Generate a check_timing report and review the	Input and Output Ports > Defining Input Delays	
		no_input_delay/partial_input_delay sections.	UG903: Using Constraints > Constraining I/O Delay	
			QuickTake: Setting Input Delay	
			Quick rake. Setting input belay	
	Are all the Output Ports constrained with an output delay?	Validate that all output ports have output delay constraints.	UG949: Design Creation > Working with Constraints > Constraining	
		Generate a check_timing report and review the no_output_delay/partial_output_delay sections.	Input and Output Ports > Defining Output Delays	
		no_output_uclay/partial_output_uclay sections.	UG903: Using Constraints > Constraining I/O Delay	
			QuickTake: Setting Output Delay	
			garaktana. County Capat Bolay	
	Have all the input and output delay constraints been defined	Validate that all input and output constraints are defined	UG949: Design Creation > Working with Constraints > Constraining	
	relative to the appropriate clock?	relative to a clock used as a reference by the external device. This clock is also used as the internal IO clock in	Input and Output Ports > Choosing the Reference Clock	
		most cases.		
			UG903: Using Constraints > Constraining I/O Delay	
	Are the input and output delays for synchronous interface	Validate that all input and output delay constraints match	UG949: Design Creation > Working with Constraints > Constraining	
	matching the edge-aligned or center-aligned templates?	edge or centered aligned templates.	Input and Output Ports > Verifying Delay Constraints	
-	Are the active edges of the input and output delay constraints	Validate that all input and output delay constraints are	UG949: Design Creation > Working with Constraints > Constraining	
	matching the specs of the board?	defined relative to the clock edges specified in the external	Input and Output Ports > Choosing the Reference Clock > Rising	
	-	device datasheet.	and Falling Reference Clock Edges	
	Are the ports related to an internally modified clocks constrainted	Validate that ports related to internally modified clocks are	UG949: Design Creation > Working with Constraints > Constraining	
	relative to a virtual clock?	constrained relative to a virtual clock.	Input and Output Ports > Choosing the Reference Clock	
0.4.			HOOMO Paring Constitute	
3.4.4	Defining Clock Groups  Have clock groups been used instead of false paths to define	Clock groups should be used instead of false paths to	UG949: Design Creation  UG949: Design Creation > Working with Constraints > Defining	
	clock domains that are exclusive or asynchronous to each other?	identify asynchronous and exclusive clocks. Validate that	Clock Groups and CDC Constraints > Constraints > Defining	
		clock groups have been used rather than false paths	Groups	
		whenever possible.	UG903: Using Constraints > Defining Clocks > Clock Groups	
<u> </u>	Have along waying been used to defend the transition of	Evaluative electronic		
	Have clock groups been used to define clocks that cannot logically or physically co-exist at the same time?	Exclusive clocks are clocks that propagate on the same hardware resource (clock path). By default, timing analysis	UG949: Design Creation > Working with Constraints > Defining Clock Groups and CDC Constraints > Constraining Exclusive Clock	
	and the second s	reports paths between them even if it usually does not Copyrig		
			ı	ı

ID	Description	Actions to Take	Relevant Information	Status and Notes
		correspond to a realistic situation.	9n@@atign: Using Constraints > Defining Clocks > Clock Groups	
	Have any set_max_delay constraint been overridden by clock groups or false paths constraints?	Use the report_timing and the report_exceptions command to identify set_max_delay constraints that have been overridden by set_clock_groups or set_false_path (higher precedence). Correct the constraints if the max delay constraint is needed.	UG949: Design Creation > Working with Constraints > Defining Clock Groups and CDC Constraints > Constraining Asynchronous Clock Groups and Clock Domain Crossings > Constraints on Individual CDC Paths	
3.4.5	Specifying Exceptions		UG949: Design Creation	
0.4.0	Do all min and max delay constraints only use valid startpoints and endpoints to avoid path segmentation?	Review the log files and messages when the constraints loaded in memory to find the corresponding warnings. Fix	UG949: Design Creation > Working with Constraints > Specifying Timing Exceptions > Adding Min and Max Delay Constraints	
		any constraint that introduces path segmentation.	QuickTake: Setting False Path Exceptions	
			UG903: Using Constraints > Timing Exceptions > Min/Max Delays	
	When defining a multicycle constraint, has the default hold relationship that is derived from the setup relationship been	Run hold timing analysis on the paths covered by the multicycle constraint and adjust the hold requirement if	UG949: Design Creation > Working with Constraints > Adding Multicycle Path Constraints	
	reviewed and adjusted accordingly?	needed by using another multicycle constraint.	UG903: Using Constraints > Timing Exceptions > Multicycle Paths	
			QuickTake: Setting Multicycle Path Exceptions	
	Has a multicycle constraint been considered to constrain the logic clocked by two clocks of the same period but having a phase shift relationship?	Timing analysis uses the closest launch and capture edges by default. When phase shift is introduced, multicycle path constraints need to be used to adjust the setup edges as	UG949: Design Creation > Working with Constraints > Adding Multicycle Path Constraints	
	relationship:	needed.	UG903: Using Constraints > Timing Exceptions > Multicycle Paths	
	Do you use net names to find cells and pins used to describe some timing exceptions? Since nets can be optimized during the implementation flow, did you consider finding objects in a different way?	Avoid using net names to define constraints. Use logic objects when possible.	UG949: Design Creation > Working with Constraints > Organizing the Design Constraints > Creating Synthesis Constraints	
	Did you consider using the simplest patterns to find startpoints, through points and endpoints?	Complex patterns and long list of names are difficult to validate and debug. Plus they can impact runtime in some cases.	UG949: Design Creation > Working with Constraints > Specifying Timing Exceptions > Timing Exceptions Guidelines	
	Has Max Delay Datapath Only been used instead of Clock Groups or False Path?	Ensure that Max Delay Datapath Only constraints are only used on paths between asynchronous clocks, and not on paths within a synchronous domain.	UG949: Design Creation > Working with Constraints > Specifying Timing Exceptions > Adding Min and Max Delay Constraints	
	If so, is it purely on Clock Domain Crossing paths?	patis within a synchronous domain.	QuickTake: Setting False Path Exceptions	
			UG903: Using Constraints > Timing Exceptions > Min/Max Delays	
	Did you consider the precedence between the timing exceptions and verified it by running timing analysis?	Verify timing exceptions by running timing analysis. Use the report_exceptions command to review all the exceptions	UG949: Design Creation > Working with Constraints > Specifying Timing Exceptions > Timing Exceptions Guidelines	
		loaded in memory and any potential conflicts.	UG906: Design Analysis and Timing Closure Techniques > Timing Analysis Features	
			QuickTake: Advanced Clock Constraints and Analysis	
3.4.6	Defining Block-Level or IP-Level Constraints		UG949: Design Creation	
	Did you define placement constraints when developing block-level or IP-level constraints?	Identify any physical constraints such as I/Os or Floorplanning assigned.	UG949: Design Creation > Working with Constraints > Creating Block-Level Constraints	
	If so, list them in the Status and Notes field.			
	Did you define timing exceptions between clocks that are not entirely bounded to the IP or block?	Identify timing exceptions between clocks that are not entirely bounded to an IP or block. Such constraints must be avoided as they can impact paths outside the IP.	UG949: Design Creation > Working with Constraints > Creating Block-Level Constraints	
	If so, list them in the Status and Notes field.			
	Have all the IP constraints been reviewed?	Ensure that IP .xdc files are properly included in the design and are scoped to correct hierarchy IP locations.		

ID	Description	Actions to Take	Relevant Information	Status and Notes
4.1	Running Synthesis	ACTIONS TO TAKE	Neievant Iniurniation	Status dilu Notes
4.1	Running Synthesis		LICO40: Haing the Vivede Design Cuite	
4.4.4	Ourthoris Deat Presties		UG949: Using the Vivado Design Suite	
4.1.1	Synthesis Best Practices		UG949: Design Creation	
	Have you verified your timing constraints?	Timing constraints ountay should be verified with the	UG949: Implementation	
	Have you verified your timing constraints?	Timing constraints syntax should be verified with the elaborated design. The quality of results should be	UG949: Implementation > Synthesis > Accurate Timing Constraints	
	Are the clock periods realistic?	analyzed after synthesis to gauge the feasibility of the clock	UG949: Design Creation > Working with Constraints > Organizing	
	Are the clock periods realistic:	performance specified.	the Design Constraints > Creating Synthesis Constraints	
	Are timing constraints from the .xdc file applied during synthesis?	F	the Design Constraints > Creating Synthesis Constraints	
		Consider using the "Baselining" validation technique to	UG949: Implementation > Timing Closure > Baselining the Design	
		assign and validate constraints.	g are a sum in the sum	
	Are you using third-party synthesis?	Xilinx supports third-party synthesis tools. Appropriate IP	UG901: Synthesis > Vivado Synthesis > Using Synthesis > Using	
	, , , , ,	output products are generated to support using third-party	Third-Party Synthesis Tools with Vivado IP	
		synthesis with Xilinx IP.		
		B # # / / .		
		Run the link_design command to prepare the design to run		
		many of the commands described in the Validating Synthesized Design section below.		
1.1.0		Gynthesized Design Section Below.	LICOVO: Implementation	
4.1.2	Using Synthesis Attributes  Are synth design settings needed or have been explored?	Familiariza vourgelf with the \finade aughteric attributes	UG949: Implementation UG949: Implementation > Synthesis Attributes	
	Are synth_design settings needed or have been explored?	Familiarize yourself with the Vivado synthesis attributes and their usage. Apply synthesis attributes where desired	0G949. Implementation > Synthesis Attributes	
	Have you checked all of your synthesis attributes present in the	and revisit the need for attributes when moving to a new	UG901: Synthesis > Synthesis Attributes	
	RTL?	FPGA family or a new software release.		
		•		
	Do you understand why each of them is needed and if it is relevant	Use the "Find in Files" capability in the Vivado Text Editor		
	for Vivado Synthesis?	to search for Attribute names in your design. Ensure that all		
		attributes are being applied properly.		
	Are attributes such as KEEP, DONT_TOUCH, MAX_FANOUT			
	SHREG_EXTRACT, ROM_STYLE, RAM_STYLE, FSM_SAFE_STATE needed and used correctly?			
	FSM_SAFE_STATE fleeded and used correctly?			
	Have you checked your tristates and made sure that you have not	Setting these attributes can hinder the tools ability to	UG949: Implementation > Synthesis Attributes	
	set any DONT_TOUCH or KEEP_HIERARCHY attributes on levels	perform logic optimization across hierarchical boundaries.	,	
	of hierarchy with tristates in lower levels?	Ensure that you have not set them inadvertently.		
4.2	Validating the Synthesized Design		UG949: Implementation	
1.2	What needs to be checked to ensure the netlist for implementation	Analysis should be performed after synthesis to ensure the	UG949: Implementation > Moving Past Synthesis	
	is of good quality?	design doesn't have any major setup and hold violations or		
	0 1 ,	latch inferences before starting place and route.		
	Have you run DRC on the synthesized design?	Run the report_drc command or IDE equivalent after	UG949: Implementation > Moving Past Synthesis > Review and	
	3	synthesis.	Clean DRCs	
	Has the post-synthesis DRC report been evaluated?		HOOMS Design Apply and Classes Techniques & Legis Apply air	
		You must resolve all Critical Warnings in DRC. Not taking	UG906: Design Analysis and Closure Techniques > Logic Analysis Within the IDE > Using Report DRC	
l.		this step results in a failure of write_bitstream.	Within the IDE > Osing Report Dixo	
4.2.1	Meeting Post Synthesis Timing		UG949: Implementation	
	Does the design close timing post-synthesis?	Run the report_timing_summary Tcl command or IDE	UG949: Implementation > Moving Past Synthesis > Meet Post-	
		equivalent after synthesis.	Synthesis Timing	
			UG906: Design Analysis and Closure Techniques	
<u>L</u>				
	Are all clocks properly defined with valid constraints in place?	Continually validating that constraints are defined properly	UG949: Implementation > Timing Closure > Checking That Your	
1	A 10: 1 10 10 10 10 10 10 10 10 10 10 10 10 1	and are met will help close timing during implementation.	Design is Properly Constrained	
	Are multi-cycle paths correctly constrained?	Validating the CDC constraints is you important for timing	UG949: Implementation > Timing Closure > Baselining the Design	
	Are all the Clocks Domain Crossing properly constrained?	Validating the CDC constraints is very important for timing closure. Run the <i>report_clock_interaction</i> Tcl command or	The state of the s	
	740 an are crooks bornain crossing property constrained?	use the Clock Interaction report in the Vivado IDE to review	UG949: Implementation > Timing Closure > Understanding Timing	
1		the constraints.	Reports	
			LICONO Paring Archests and Olso T. J	
			UG906: Design Analysis and Closure Techniques	
4.2.2	Reviewing Device Utilization		UG949: Implementation	
	Is the design post-synthesis utilization reasonable?	Run the report_utilization Tcl command or Vivado IDE	UG949: Implementation > Moving Past Synthesis > Meet Post-	
		equivalent after synthesis. Higher utilized designs may impact performance.	Synthesis Timing > Reviewing Utilization	
		ппрастрепоппансе.	UG906: Design Analysis and Closure Techniques > Design Analysis	
			Within the Vivado IDE > Analyzing Device Utilization Statistics	
<u> </u>		<b>D</b> ( )	110040 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	Has the complete system been reviewed for resource utilization	Perform early resource estimation to validate the design	UG949: Implementation > Timing Closure > Timing Closure Criteria	
	including clocks, BRAMS, DSP48s, FFs, LUTs?	will fit in the target device.	UG906: Design Analysis and Closure Techniques > Design Analysis	
	Will the complete design meet the targets?		Within the Vivado IDE > Analyzing Device Utilization Statistics	
	and additional transfer of the same		· · · · · · · · · · · · · · · · · · ·	
4.0.0	Paralamina Olark Ta	© Соругід	ht 2013 Xilinx	
4.2.3	Reviewing Clock Trees		UG949: Implementation	

ID	Description	Actions to Take	Relevant Information	Status and Notes
	Is the clock buffer utilization expected?	Run the report_clock_utilization Tcl command or Vivad60 Imp	UG949: Implementation > Moving Past Synthesis > Meet Post-	
		IDE equivalent after synthesis.	Synthesis Timing > Reviewing Clock Trees	
			UG906: Design Analysis and Closure Techniques > Timing Analysis	
			<u>Features</u>	
			UG906: Design Analysis and Closure Techniques > Viewing Reports	
			and Messages > Creating Design Related Reports	
-	Is the clock tree topology expected?	Run the report_clock_networks Tcl command or Vivado	UG949: Implementation > Moving Past Synthesis > Meet Post-	
	is the standard topology expected:	IDE equivalent after synthesis.	Synthesis Timing > Reviewing Clock Trees	
			UG906: Design Analysis and Closure Techniques > Timing Analysis	
			Features	
			UG906: Design Analysis and Closure Techniques > Viewing Reports and Messages > Creating Design Related Reports	
	Are you using sync vs. async resets on your registers?	Run the custom script report_reset_signals.tcl.	UG949: Implementation > Moving Past Synthesis > Meet Post- Synthesis Timing	
	House you had a make a justice direction of the form of the control of the contro	Make ours the coursebrance Olasti Parasis Occasi	•	
	Have you had synchronization circuitry for asynchronous Clock Domain Crossing (CDC) paths?	Make sure the asynchronous Clock Domain Crossing paths safe.	UG949: Design Creation > RTL Coding Guidelines > Coding Styles for Higher Reliability > Clock Domain Crossings > Asynchronous	
	<b>-</b> (/F		Domain Crossing	
		In general, there are two popular methods to allow data to cross asynchronous clock domains safely. If only a single		
		bit is needed or if methods such as grey-coding are used to		
		transfer more than one bit of related data, register		
		synchronizers can be inserted to reduce the Mean Time Before Failure (MTBF) of the circuit. For multiple bits of		
		data (that is, a bus), the generally recommended practice is		
		to use an independent clock (asynchronous) FIFO to safely		
		transfer data from one domain to another.		
	Have you fully pipelined your add/mult structures to infer pipelined	Run the report_design_analysis Tcl command.	UG949: Implementation > Moving Past Synthesis > Meet Post-	
	DSP48s?		Synthesis Timing	
	Are the output Block RAM registers used in order to reduce the read time?	Run the report_design_analysis Tcl command.	UG949: Implementation > Moving Past Synthesis > Meet Post- Synthesis Timing	
	reau une!		Synucoso Hilling	
	Have you checked the inferred SRLs and made sure they are what	Validate the SRL inference was handled properly in	UG949: Implementation > Moving Past Synthesis > Meet Post-	
	you want?	synthesis.	Synthesis Timing	
4.3	Implementing the Design			
4.3.1	Implementation Steps and Options  Have run strategies been explored to improve performance or	Experiment with implementation etrategies and directives to	UG949: Implementation  LIG949: Implementation > Implementing the Design > Project Mode	
	Have run strategies been explored to improve performance or power?	Experiment with implementation strategies and directives to improve design targets.	UG949: Implementation > Implementing the Design > Project Mode vs. Non-Project Mode Options > Strategies	
			UG949: Implementation > Implementing the Design > Project Mode	
			vs. Non-Project Mode Options > Directives	
			QuickTake: Vivado Implementation Directives and Strategies	
			UG901: Synthesis > Vivado Synthesis > Using Synthesis	
			UG904: Implementation > Preparing for Implementation > About the Vivado Implementation Process	
			UG904: Implementation > Implementing the Design > About	
			Implementation Commands	
4.3.2	Logic Optimization		UG949: Implementation	
	Are opt_design settings and/or directives needed or have been	Run the opt_design -help Tcl command or Vivado IDE	UG949: Implementation > Implementing the Design > Logic	
	explored?	Implementation Settings to view the command options.	Optimization	
			UG904: Implementation > Implementing the Design > Logic	
			<u>Optimization</u>	
4.3.3	Power Optimization	Due the great according to the first term of the	UG949: Implementation	
	Are power_opt_design settings and/or directives needed or have been explored?	Run the report_power Tcl command before/after optimization and then run the report_power_opt Tcl	UG949: Implementation > Implementing the Design > Power Optimization	
	p	command.	UG904: Implementation > Implementing the Design > Power	
			Optimization > Implementing the Design > Power	
			UG907: Power Optimization and Analysis	
			South Office Opening and Antalysis	
4.3.4	Placement	© Copyrid	UG949: Implementation	
			• • • •	

ID	Description	Actions to Take	Relevant Information	Status and Notes
	Are place_desig n settings and/or directives needed or have been		lengeneration > Implementing the Design > Placement	Status and restes
	explored?	Implementation Settings to view the command options.		
			<u>UG904: Implementation &gt; Implementing the Design &gt; Placement</u>	
4.3.5	Physical Optimization		UG949: Implementation	
	Is phys_opt_design along with settings and/or directives needed	Run the phys_opt_design -help Tcl command or Vivado	UG949: Implementation > Implementing the Design > Physical	
	or have been explored?	IDE Implementation Settings to view the command options.	Optimization	
			UG904: Implementation > Implementing the Design > Physical	
			Optimization	
4.0.0				
4.3.6	Routing  Are the route_design settings and/or directives needed or have	Run the route_design -help Tcl command or Vivado IDE	UG949: Implementation UG949: Implementation > Implementing the Design > Routing	
	been explored?	Implementation Settings to view the command options.		
	·	·	<u>UG904: Implementation &gt; Implementing the Design &gt; Routing</u>	
4.3.7	Completing and Managing Runs		UG949: Implementation	
4.0.1	Has the design status been evaluated post-route to ensure	Run the report_route_status Tcl command to ensure all	UG949: Implementation > Implementing the Design > Routing >	
	completion?	signals are properly routed.	Intermediate Route Results	
			UG904: Implementation	
			OCSO4. Implementation	
			UG906: Design Analysis and Closure Techniques	
$\vdash$	Are you familiar with the process and commands to store	Understand how to save and manage intermediate results	UG949: Implementation > Implementing the Design > Intermediate	
	intermediate results in both Project and Non-Project mode?	of the design.	Steps and Checkpoints	
	•			
			UG904: Implementation > Preparing for Implementation > Using Design Checkpoints to Save and Restore Snapshots	
			Design Checkpoints to Save and Nestore Shapshots	
	Are you familiar with implementation techniques such as	Incremental compile enables you to leverage previously	UG949: Implementation > Implementing the Design > Incremental	
	Incremental Compile and Re-Entrant Routing?	successful implementation results when performing minor	Flows	
	Do you intend to use them?	logic changes. Understand the process and ramifications and decide whether you wish to use it.	UG949: Implementation > Implementing the Design > Routing >	
	Do you intend to use them:	and decide whether you wish to use it.	Using Re-Entrant Route Mode	
		If routing problems exist, explore re-entrant routing.	UG904: Implementation > Analyzing and Viewing Implementation	
			Results > Modifying Implementation Results	
4.4	Design Closure			
4.4.1	Power Estimation and Optimization		<u>UG949: Implementation</u>	
	Have XPE or report_power been run on the 90% complete design?	Verify the that power budget estimate is reasonable.	UG949: Implementation > Power	
	Does the power meet budget?	Review the Power optimization documentation if power estimation is too high.	QuickTake: Power Estimation and Analysis Using Vivado	
	boes the power meet budget:	Colination is too nigh.	Quioki ake. Fower Estimation and Amarysis Ssing Wadde	
			UG907: Power Optimization and Analysis > Estimating Power -	
			<u>Vivado Design Flow Stage</u>	
-	Are constraints in place to accurately analyze power?	Review high fanout signals like global reset and clock	UG949: Implementation > Power > Best Practices for Accurate Power	
	Are constraints in place to accurately analyze power:	enable.	Analysis	
4.4.2	Bower Ontimization During Implementation		UG949: Board and Device Planning	
4.4.2	Power Optimization During Implementation  Have you reviewed "clock enable" management as a solution for	For sections of the design that are not needed for	UG949: Board and Device Planning > Worst Case Power Analysis	
	reducing/controlling dynamic power?	sustained periods of time, providing either an internal or	Using Xilinx Power Estimator (XPE)	
		external disable can reduce unnecessary dynamic power in	UG949: Implementation > Power > Power Optimization	
	Have you considered or attempted to use the Implementation	areas of the design not needed at a given time.	, , , , , , , , , , , , , , , , , , ,	
	options for power optimization?	Familiarize yourself with the various Vivado IDE and Tcl	UG907: Power Analysis and Optimization > Power Analysis and	
		commands for power optimization. One of them is to use	Optimization in the Vivado Design Suite > Power Optimization Feature	
		the power_opt_design command on either the entire	<u>i cature</u>	
		design or specific modules.		
	Have you examined the results of the intelligent clock gating	Experiment early in the design cycle with the Vivado IDE	UG949: Implementation > Power > Power Optimization	
	performed by the <pre>power_opt_design</pre> command?	and Tcl commands for power optimization and evaluate		
		power and performance impacts.	UG907: Power Analysis and Optimization > Power Analysis and Optimization in the Vivado Design Suite > Power Optimization	
		Run the report_power_opt Tcl command or use Tools-	Feature	
		>Report->Report Power Optimization in the Vivado IDE.		
			LICO40: Design Creation	
4.4.3	Preliminary Timing Closure		UG949: Design Creation	
4.4.3		Review the timing closure criteria to ensure the design is	UG949: Implementation	
4.4.3	Preliminary Timing Closure  Does the 90% complete design meet the target speed?	Review the timing closure criteria to ensure the design is feasible as defined.	UG949: Implementation UG949: Implementation > Timing Closure > Timing Closure Criteria	
4.4.3			UG949: Implementation  UG949: Implementation > Timing Closure > Timing Closure Criteria  UG906: Design Analysis and Closure Techniques > Performing	
4.4.3			UG949: Implementation UG949: Implementation > Timing Closure > Timing Closure Criteria	
4.4.3	Does the 90% complete design meet the target speed?	feasible as defined.	UG949: Implementation UG949: Implementation > Timing Closure > Timing Closure Criteria  UG906: Design Analysis and Closure Techniques > Performing Timing Analysis	
4.4.3		feasible as defined.  Explore the device technology options to see if another	UG949: Implementation  UG949: Implementation > Timing Closure > Timing Closure Criteria  UG906: Design Analysis and Closure Techniques > Performing	

ID	Description	Actions to Take	Relevant Information	Status and Notes
	Have you run the Design Methodology Timing DRCs to determine if your code have conditions that may limit functionality or	The Vivado Design Suite has an ever expanding set of <sup>4.0 Imp</sup> DRC checks that can be run on the Implemented design.	eru্যের মার্কিস Implementation > Implementing the Design > Project Mode vs Non-Project Mode Options > Running Methodology DRCs	
	performance?	After implementation, run the Design Methodology timing DRCs and analyze the Messages view to find any potential issues.	UG906: Design Analysis and Closure Techniques > Logic Analysis Within the IDE > Validating Design Methodology Logic DRCs	
	Have all warnings and error messages been addressed?	Review and address all Errors and Critical Warning messages. Review all Warning messages.	UG949: Implementation > Timing Closure > Checking That Your Design is Properly Constrained	
	List the Messages that were not resolved.		UG906: Design Analysis and Closure Techniques > Logic Analysis Within the IDE > Validating Design Methodology Logic DRCs	
	Are you familiar with the connection between clock period (waveform), setup relationships, and hold relationships?	Understanding how to configure the timing analysis and to interpret Vivado timing reports will help you identify design or constraint issues. Familiarize yourself with timing analysis and reporting options.	UG949: Implementation > Timing Closure > Understanding Timing Reports  UG906: Design Analysis and Closure Techniques > Logic Analysis Within the IDE > Validating Design Methodology Logic DRCs	
	Have you baselined the design before moving further in to the timing analysis?  Have you performed the Baslining and Constraints Validation procedure?	Baselining is a technique to define and validate timing constraints in a sequential manner. It can help ensure timing constraints are properly assigned and implemented.  Perform the step-by-step procedure outlined in Appendix A of the UltraFast Design Methodology Guide for the Vivado Design Suite.	UG949: Implementation > Timing Closure > Baselining the Design UG949: Appendix A: Baselining and Constraints Validation Procedure	
	Have you validated again that the primary and generated clocks are completely and properly defined?	Run the check_timing Tcl command or validate by tracing the clocks in the Vivado Schematic viewer.	UG949: Implementation > Timing Closure > Checking That Your Design is Properly Constrained	
	Are the exclusive clock groups properly defined?		UG949: Implementation > Timing Closure > Baselining the Design	
			UG949: Implementation > Timing Closure > Understanding Timing Reports	
			UG906: Design Analysis and Closure Techniques > Timing Analysis Features	
			UG906: Design Analysis and Closure Techniques > Viewing Reports and Messages > Creating Design Related Reports	
	Have you validated again that the asynchronous clock groups and multi-cycle paths are properly constrained?	Run the report_clock_interaction Tcl command or use the Clock Interaction report in the Vivado IDE. Review clock domain crossing constraints, WNS path requirements and WHS path requirements. Are they reasonable?	UG949: Implementation > Timing Closure > Checking That Your Design is Properly Constrained  UG949: Implementation > Timing Closure > Debugging and Fixing Timing Issues > Defining Baseline Constraints	
	Are you familiar with how to identify the paths with the worst cell delay in the design and how to change a net delay model for timing analysis?	Run timing analysis with no net delay, with estimated delays only or with actual net delays. Review the RTL to reduce the logic delay, or identify appropriate constraints for meeting timing on these paths.	UG906: Design Analysis and Closure Techniques > Design Analysis Techniques > Identifying the Longest Logic Delay Paths in the Design	
	Have attribute settings for MMCL/PLL been checked for violations (e.g. performance setting violates input or output clock frequency range)?	Review the Messages and analyze the settings for MMCMs and PLLs to ensure they are correct.	UG949: Design Creation > RTL Coding Guidelines > Clocking > Controlling the Phase, Frequency, Duty-Cycle, and Jitter of the Clock > Using Clock Modifying Blocks (MMCM and PLL) UG949: Implementation > Timing Closure > Understanding Timing Reports UG906: Design Analysis and Closure Techniques	
	Are you familiar with how to perform and review hold timing analysis before and after route?	Vivado timing analysis can be run in a variety of ways to pinpoint specific issues, such as hold violations or impact of hold fixing on setup violations. Familiarize yourself with the various options and run timing analysis with options, if needed.	UG906: Design Analysis and Closure Techniques > Design Analysis Techniques > Determining if Hold-Fixing is Negatively Impacting the Design	
	Has the design been analyzed for Control Set Usage?	Excessive number of control signals can degrade the placement quality by reducing the number of valid placement solutions. Examine the control sets in the design and take steps to reduce them if needed. Synthesis provides some control on the minimum fanout of clock enable and synchronous set/reset signals to be preserved.	UG949: Implementation > Timing Closure > Control Signals and Control Sets	
4.4.4	Final Timing Closure		UG949: Implementation	
1. 7.7	Are your timing constraints signoff quality?	Review the check_timing report (also included in the timing	LIG949: Implementation > Timing Closure > Timing Closure Criteria	
	. 20 year animg contouring dignor quality:	summarv report). Also review the User Ignored Paths and Spyrig	ht 2013 Xilinx	l l

ID	Description	Actions to Take	Relevant Information	Status and Notes
		Unconstrained Paths section of the timing summary report to waive any ignored path.	em্লেড়ার্কটিশ Design Analysis and Closure Techniques > Performing Timing Analysis	
	Does the design meet setup and hold for all signals?	Review the WNS/TNS/WHS/THS/WPWS/TPWS numbers displayed in the timing summary report. Review the various sections of the summary report for more details on the remaining violations.	UG949: Implementation > Timing Closure > Timing Closure Criteria <u>UG906: Design Analysis and Closure Techniques &gt; Performing</u> <u>Timing Analysis</u>	
4.4.5	Floorplanning		UG949: Implementation	
	Are you considering floorplanning to try and improve timing results?  If so, did you consider the data flow through the design?  Is the design logic hierarchy set up well for your floorplanning strategy?  If using SSI technology have you considered floorplanning to assist with design partitioning?  List any floorplanned logic resources in the Status and Notes field.	The Vivado Design Suite enables you to floorplan critical modules or logic in your design. Verify that the design logic hierarchy been constructed well to support your desired floorplanning.  Proper Floorplanning requires knowledge of the design, the key interfaces, as well FPGA resources and uses. A suboptimal floorplan can hinder performance more than help it. Take care when floorplanning logic. Look carefully at SLR crossings with SSI technology. Use the Vivado IDE to visualize the I/O connectivity and the top-level data flow as well as estimate the required resources.	UG949: Implementation > Timing Closure > Considering Floorplan UG906: Design Analysis and Closure Techniques > Design Closure Techniques > Floorplanning	
	Is there a need to manually place any of the big blocks like PCIe, BRAM and DSP48s?  Have you placed any logic in the design?	The Vivado Design Suite enables you to lock down resources to specific FPGA sites. Consider hand placing critical logic such as BRAM and DSP to better group them and to align with other FPGA resources.	UG949: Implementation > Timing Closure > Considering Floorplan > Preserving Placement and Routing  UG906: Design Analysis and Closure Techniques > Design Closure  Techniques > Floorplanning > Locking Specific Logic to Device Sites	

ID	Description	Actions to Take	Relevant Information	Status and Notes
5.1	Description Device Configuration	ACTIONS TO Take	NCICVAIII IIII III III III III III III III I	Status and Notes
_	JTAG Interface		UG949: Board and Device Planning	
5.1.1		ITAC nine can be used for programming and debug of the	DS593: Platform Cable USB II Data Sheet	
	Are the JTAG pins exposed to a connector that is compatible with a Xilinx-supported programming cable?	JTAG pins can be used for programming and debug of the FPGA. Having the JTAG interface available is important for design bring-up and debug. The connector should be compatible with the Xilinx Platform Cable USB II or supported Diligent USB cable.	Product family Configuration User Guide	
	Can the Xilinx FPGA be isolated in the JTAG chain?	The capability to isolate the FPGA in a JTAG chain will accelerate the debug process should an issue be encountered. Not all devices support the optional pins or JTAG features (i.e. TRST is an optional signal and is not supported by Xilinx FPGAs).	Product family Configuration User Guide	
5.1.2	General Configuration Pin Handling		UG949: Board and Device Planning	
	Was the signal integrity for key configuration signals reviewed during PCB layout?	Run IBIS model simulation to validate signal integrity. (i.e. CCLK, TCK pins).	Product family Printed Circuit Board User Guide	
	Have shared banks and multi-function pins in use been reviewed to ensure there are no conflicts? (i.e DDR memory and parallel NOR voltage targets)	Some configuration interfaces use multiple purpose IO and care should be taken to ensure the pins being reused are targeting the same voltage after configuration as during. DDR devices can require 1.5V so care should be taken in these applications to align the bank voltages appropriately.	Product family Printed Circuit Board User Guide Product family Configuration User Guide	
	Have the selected configuration interface connections been verified, including the mode selection?	Verify that the proper interface connections have been made (address, data and control signals). Ensure the address alignment is verified, for example some parallel NOR devices start at A1 for the LSB where the FPGA starts with A0. Ensure the control signals are connected properly and flash reset or write protection signals are tied appropriately.	Product family Configuration User Guide Target flash memory data sheet	
	Are the M2, M1, and M0 mode pins held at a constant DC voltage level during and after configuration?	Verify that the pins are held at a constant DC voltage value that matches the desired mode selection.	Product family Configuration User Guide	
	Have you double-checked compliance with the Configuration checklist items in the Board and Device Planning section of this Checklist?	Review the Configuration section of the Board and Device Planning section of this Checklist.		
	If EMCCLK is used for fastest performance has this signal been instantiated in the design since it is a multi-function pin?	The configuration internal CCLK has a large tolerance range. If configuration speed is critical the EMCCLK will help achieve the fastest times possible. Since the pin is on a dual-purpose I/O an I/O standard must be defined.	Product family Configuration User Guide	
	If using SelectMAP mode, have you ensured that the RDWR_B and CSI_B are not used after configuration or that the ABORT sequence is not entered?	Care should be taken not to enter the ABORT after configuration by sequencing the RDWR_B and CSI_B. See the Product family configuration user Guide for details.	Product family Configuration User Guide	
5.1.3	Security		UG949: Configuration and Debug	
	Is FPGA eFUSE programming required for prototyping or production?	If eFUSE programming is required, refer to the product family Configuration User Guide and the Xilinx software manual for options. Ensure that access for supported Xilinx cable solution is provided on-board.	Product family Configuration User Guide  DS593: Platform Cable USB II Data Sheet	
	Is bitstream protection and security a priority?	If encryption is required review the product family configuration User Guide and application notes on the options available.	Product family Configuration User Guide XAPP1084: Developing Tamper Resistant Designs with Xilinx Virtex- 6 and 7 Series FPGAs XAPP1239: Using Encryption to Secure a 7 Series FPGA Bitstream	
	Are advanced security features planned to be used such as disabling the JTAG interface?	Review the feature carefully as special care should be taken if disabling the JTAG interface. This should only be used in advanced security applications.	Product family Configuration User Guide WP365: Solving Today's Design Security Concerns	
5.1.4	Configuration Solution Selection		UG949: Board and Device Planning UG949: Configuration and Debug	
	Have the application configuration requirements been reviewed and trade-offs understood?	Ensure the configuration mode trade-offs have been reviewed so that the most optimal solution can be selected for pin count, configuration speed, and feature support.	Product family Configuration User Guide	
	Does the application need to store multiple configuration images?	MultiBoot is a popular option and there are different ways to implement a multiple image system. See the product family configuration User Guide for recommendations.	Product family Configuration User Guide <u>UG909: Partial Reconfiguration &gt; Configuring the Device &gt; Configuration Modes</u>	
		Using the technique of partial reconfiguration for your design will also need to store multiple configuration images. © Copyrig	aht 2013 Xilinx	

ID	Description	Actions to Take	Relevant Information	Status and Notes
	Have the power supply ramp time been considered to reduce	Applications where configuration time is critical may Wantigu	atipredde বিশ্বপায় Configuration User Guide	States dila rectes
	configuration time?	to consider using a restricted power supply ramp time to guarantee a faster configuration time.	Product family Data Sheet for TPOR	
	How much storage is required for the configuration bitstreams?	Based on the bitstreams targeted calculate the storage size	Product family Configuration User Guide	
		required. Ensure the flash selected or storage device has enough memory to accommodate the image(s) targeted.	<u>UG835: Vivado Design Suite Tcl Command Reference Guide &gt; Tcl</u> Commands Listed Alphabetically > write bitstream	
		Some application require padding between images and this	UG909: Partial Reconfiguration > Configuring the Device >	
		should be accommodated in the size estimation. See the product family configuration User Guide for details.	Configuration Time	
	Is in-system flash programming required for proto-typing and debug or production? If so, has a supported flash device been selected?	For supported flash families with Xilinx in-direct programming, see the software manuals.	For SPI and BPI Configuration and Indirect Programming References, see:	
	osiosica.		UG908: Programming and Debugging	
			Product family configuration User Guide	
			XAPP587: BPI Fast Configuration and iMPACT Flash Programming with 7 Series FPGAs	
			XAPP586: Using SPI Flash with 7 Series FPGAs	
			XAPP1220: UltraScale FPGA BPI Configuration and Flash Programming	
			UG949: Board and Device Planning	
5.1.6	File Generation and Programming		UG949: Configuration and Debug	
	Have the required file generation options been verified for	Dependent on the configuration mode selected you will	UG908: Programming and Debugging	
	bitstream generation (.bit) and flash programming file generation (i.emcs) ?	need to enable appropriate file generation options. These options include selecting the appropriate bus width (i.e. x1,	UG936: Programming and Debug Tutorial	
	(	x2, x4, x8, 16, or x32) dependent on the mode. In addition,	QuickTake: How to Use the "write bitstream" Command in Vivado	
		you need to make selections for advanced features like encryption, synchronous bpi mode, 32 bit enabled spi	QuickTake: Setting and Editing Device Properties	
		mode etc.	Product family Configuration User Guide	
	Have the DRCs warnings received during configuration bitstream	Review the DRC warnings and ensure they are corrected.	UG908: Programming and Debugging	
	generation been reviewed and corrected?		QuickTake: Setting and Editing Device Properties	
			Product family Configuration User Guide	
	If an external flash configuration mode (SPI or BPI) is used, will the flash be reused after configuration or is Persist being used?	If the flash is being reused after configuration take care to review the handling of dedicated configuration IO (such as	UG949: Configuration and Debug > Configuration > Remote Update	
	the hash be reused after configuration or is relists being used:	the SPI signals that can be accessed after configuration using the STARTUP primitive) or if Persist is being used be certain to review the software manual and configuration User Guide for details.	Product family Configuration User Guide	
	Does the FPGA need to be held off from configuring at power up to	The INIT_B pin can be used to hold off configuration. If	Product family Configuration User Guide	
	ensure power supplies are stable?	this is required (i.e. to ensure flash is powered up first before the FPGA tries to retrieve configuration data) then	XMP277: 7 Series Schematic Review Checklist	
		refer to the product family configuration User Guide.	XTP344: UltraScale Architecture Schematic Review Checklist	
	Is an internal configuration clock desired? If so can a clock	If cost is a factor, using the internal configuration clock will	Product family Configuration User Guide	
	tolerance be accepted by application configuration time requirements?	prevent the need of an external clock. However, if the fastest configuration time is required, EMCCLK should be	XMP277: 7 Series Schematic Review Checklist XTP344: UltraScale Architecture Schematic Review Checklist	
		evaluated instead of the internal configuration clock. The internal configuration clock has a clock tolerance that will		
5.2	Configuring and Debugging the Hardware Design	reduce the max freq.		
5.2.1	Configuring the Design to Debug		UG949: Board and Device Planning	
J.L. 1	Does the design meeting timing prior to adding the debug core?	Ensure design meeting timing prior to adding the debug	UG949: Configuration and Debug  UG908: Programming and Debugging > Debugging Logic Designs in	
	boes the design meeting timing prior to adding the debug core?	Ensure design meeting timing prior to adding the debug core. Verify Timing constraints. The Logic Debug Analyzer	Hardware Debugging > Debugging Logic Designs in	
		should not be used to debug timing issues in the design.		
	Have you marked the nets to be debugged "MARK_DEBUG" ?	On a RTL or Synthesized design set the MARK_DEBUG constraint on the nets to be debugged.	UG908: Programming and Debugging > In-System Logic Design Debugging Flows	
	Did you ensure the clock domain associated with the debug core	Ensure the clock domain associated with the nets in a	UG908: Programming and Debugging > In-System Logic Design	
	in synchronous to the nets in the debug core?	debug core is synchronous to the nets in that core.	Debugging Flows	

-			1	1
טו	Description	Actions to Take	Relevant Information	Status and Notes
	If you are using the Netlist core insertion flow, have you made sure you have run the Set Up Debug wizard after marking nets "MARK_DEBUG" prior to implementation?	Open the Synthesized Design. After marking all the Action considered necessary for debug you need to invoke the Tools > Set up Debug dialog. This 2 step process is necessary to set up the debug core inserted into the design.	atign:gnt(문학생gramming and Debugging > In-System Logic Design Debugging Flows	
	Have you specified any complex trigger conditions as part of the debug core?	Ensure the selection of "Advanced Trigger" in the Set up Debug Wizard dialog box.	UG908: Programming and Debugging > In-System Logic Design Debugging Flows	
	Do you need to add the VIO Debug capability?  Do you know how?	Instantiate the VIO IP core from the IP Catalog->Debug section into your design.	UG908: Programming and Debugging > Debugging Logic Designs in Hardware	
	Do you need to add the JTAG-To-AXI Master Debug capability?  Do you know how?	Instantiate the JTAG to AXI Master IP core from the IP Catalog > Debug section into your design.	UG908: Programming and Debugging > Debugging Logic Designs in Hardware	
	Do you need to use the IBERT Debug application?	Instantiate the IBERT IP core from the IP Catalog > Debug section and generate its example design.	UG908: Programming and Debugging > In-System Serial I/O <u>Debugging Flows</u>	
5.2.2	Debugging the Hardware Design		UG949: Board and Device Planning UG949: Configuration and Debug	
	Once you have programmed the device with the IBERT design, do you know how to interact with the IBERT application?	Change the Vivado IDE Layout to "Serial I/O Debug" by choosing "Serial I/O Debug" from the Layout menu or choosing "Serial I/O Debug" in the Layout selection in the icon panel of the Vivado IDE.	UG908: Programming and Debugging > In-System Serial I/O Debugging Flows	
	Have you specified the probes file as part of programming the design into the hardware device?	Ensure the probes file is provided in addition to the .bit file as part of programming the device. The probes file contains the debug probe information that is necessary to successfully debug the design.	UG908: Programming and Debugging > Debugging the Design	
	If using the IDE to debug the hardware design, have you changed the Vivado IDE Layout to Debug?	Open the Synthesized Design Change the Vivado IDE Layout to "Debug" by choosing "Debug" from the Layout menu or choosing "Debug" in the Layout selection in the icon panel of the Vivado IDE.	UG908: Programming and Debugging > Debugging Logic Designs in Hardware	