Componenti del Datapath e Modello FSMD


Dal libro di testo: Fummi, Lora, Sami, Silvano, Progettazione Digitale, 3 ed., McGraw-Hill

Codice disponibile:

https://www.mheducation.it/


Registri

Registro parallelo/parallelo




```
module RegistroParalleloParallelo #( parameter N = 8)(
  input [N-1:0] D,
  input clock,
  output [N-1:0] Q);
  reg [N-1:0] dato = 8'b000000000;
  assign Q = dato;
  always @(posedge clock) begin
    dato = D;
  end
endmodule
```

Registro seriale/seriale



```
module RegistroSerialeSeriale (input IO, input clock,
output 0);
  parameter N = 8; reg [N-1:0] dato = 8'b000000000;
  assign O = dato[0];
  always @(posedge clock) begin
    dato = {IO, dato[N-1:1]};
  end
endmodule
```


Registro parallelo/seriale



```
module RegistroParalleloSeriale #(parameter N=8)(
  input PS, input IO, input [N-1:0] D, input clock,
  output [N-1:0] Q, output O);
  reg [N-1:0] dato = 8'b000000000;
  assign Q = dato;
  assign O = dato[0];
  always @(posedge clock) begin
    if(PS) dato = D;
    else dato = {IO, dato[N-1:1]};
  end
endmodule
```


Unità Funzionali

Multiplexer




```
module Multiplexer #(parameter N = 8) (
  input [1:0] S, input [N-1:0] A3, input [N-1:0] A2,
  input [N-1:0] A1, input [N-1:0] A0,
  output reg [N-1:0] 0);
  always @(A3, A2, A1, A0, S) begin
    case(S)
      2'b00: 0 = A0;
      2'b01: 0 = A1;
      2'b10: 0 = A2;
      2'b11: 0 = A3;
      default: 0 = 8'b00000000;
    endcase
  end
endmodule
```

Demultiplexer




```
module Demultiplexer #(parameter N = 8) (
  input [1:0] S, input [N-1:0] A,
  output reg [N-1:0] 03, output reg [N-1:0] 02,
  output reg [N-1:0] 01, output reg [N-1:0] 00);
  always @(S, A) begin
    case(S)
      2'b00: begin
         00 = A; 01 = 0; 02 = 0; 03 = 0;
         end
      2'b01: begin
         01 = A; 00 = 0; 02 = 0; 03 = 0;
         end
      2'b10: begin
         02 = A; 00 = 0; 01 = 0; 03 = 0;
         end
      2'b11: begin
         03 = A; 00 = 0; 01 = 0; 02 = 0;
         end
    endcase
  end
endmodule
```

Decoder



```
\label{eq:module} \begin{array}{l} \text{module Decoder } \#(\text{parameter N} = 8)(\\ \text{input } [\text{N}-1:0] \text{ A, output reg } [(2**\text{N})-1:0] \text{ O});\\ \text{integer } i;\\ \text{always } @(\text{A})\\ \text{begin}\\ \text{for}(i=0;\,i<(2**\text{N});\,i=i+1) \text{ begin}\\ \text{if}(i==\text{A}) \text{ O}[i] = 1\text{'b1};\\ \text{else } \text{O}[i] = 1\text{'b0};\\ \text{end}\\ \text{end}\\ \text{endmodule} \end{array}
```


Shifter



```
module Shifter #(parameter N = 8)
(input DS, input [N-1:0] A, input I0,
output reg [N-1:0] 0);
   always @(A, I0) begin
     if(DS) 0 = {I0, A[N-1:1]};
     else 0 = {A[N-2:0], I0};
   end
endmodule
```


Unità aritmetiche

Somatore



```
module Sommatore #(parameter N = 8)(
input [N-1:0] A, input [N-1:0] B,
output [N-1:0] 0);
  assign 0 = A + B;
endmodule
```


Moltiplicatore



```
module Moltiplicatore #(parameter N = 8)(
input [N-1:0] A, input [N-1:0] B,
output [(N**2)-1:0] 0);
  assign 0 = A * B;
endmodule
```


Unità Logiche

And



```
\label{eq:module} \begin{tabular}{ll} module & And \#(parameter N = 8)( \\ input [N-1:0] A, input [N-1:0] B, \\ output reg [N-1:0] O); \\ integer i; \\ always @(A, B) begin \\ for (i = 0; i < N; i = i + 1) begin \\ O[i] = A[i] \& B[i]; \\ end \\ end \\ end \\ end \\ end \\ end \\ \end \\
```


Not




```
\label{eq:module Not #(parameter N = 8)(} \\ \node input [N-1:0] A \\ \node output reg [N-1:0] 0); \\ \node integer i; \\ \node always @(A) begin \\ \node for (i = 0; i < N; i = i + 1) begin \\ \node oliginity of $0[i] = \sim A[i]; \\ \node end \\ \node end \\ \node end \\ \node end \\ \node of end \\ \
```

Altri operatori logici

• Or




Nand




• Nor



• Xor




• XNor



Operatori Confronto

Operatori di confronto



```
module Maggiore #(parameter N = 8)(
input [N-1:0] A, input [N-1:0] B,
output reg 0);

always @(A, B) begin
   if( A > B ) 0 = 1'b1;
   else 0 = 1'b0;
end
endmodule
```

Datapath in Verilog

Libreria di componenti

- Registri
 - Registro parallelo/parallelo
 - Registro parallelo/seriale
 - Registro seriale/seriale
- Unità funzionali
 - Multiplexer
 - Demultiplexer
 - Decoder
 - Shifter
- Arithmetiche
 - Sommatore
 - Moltiplicatore

- Logiche
 - Not
 - And, Or
 - Nand, Nor
 - Xor, Xnor
- Confronto
 - Maggiore
 - Maggiore o uguale
 - Minore
 - Minore o uguale
 - Uguale
 - Diverso

Esempio: ALU

```
module Opposto #(parameter N = 8)(
    input [N-1:0] operando,
    output [N-1:0] risultato);
    assign risultato = -operando;
endmodule
```

```
module ALU \#(parameter N = 8)(
    input clock,
    input [N-1:0] op1,
    input [N-1:0] op2,
    input stored,
    input [1:0] oper,
    output [N-1:0] 0);
          wire [N-1:0] acc, sel, t1, t2, t3, t4, t5, out;
          wire s1, s2;
          RegistroParalleloParallelo registro(out, clock, acc);
          Multiplexer2 mux1(stored, acc, op2, sel);
          Multiplexer2 mux2(s1, op1, sel, t3);
          Multiplexer2 mux3(s2, op1, sel, t4);
          Multiplexer mux4(oper, t4, t3, t2, t1, out);
          Sommatore sum1(op1, sel, t1);
          Opposto opp1(sel, t5);
          Sommatore sum2(op1, t5, t2);
          Maggiore mag(op1, sel, s1);
          Minore min(op1, sel, s2);
          assign 0 = out;
endmodule
```

Esempio: ALU Behavioral

```
module ALU_behav #(parameter N = 8)(
   input clock,
   input [N-1:0] op1,
   input [N-1:0] op2,
   input stored,
   input [1:0] oper,
   output [N-1:0] 0);
         reg [N-1:0] acc, sel, out;
          always @(stored, acc, op2) begin
                    if(stored) sel = acc;
                    else sel = op2;
          end
          always @(posedge clock) begin
                    if(clock) acc = out;
          end
. . .
```

```
. . .
    assign 0 = out;
    always @(op1, sel, oper) begin
          case(oper)
          2′b00:
                    out = op1 + sel;
          2′b01:
                    out = op1 - sel;
          2′b10:
                    if(op1 > sel) out = op1;
                    else out = sel;
          2′b11:
                    if(op1 < sel) out = op1;
                    else out = sel;
          endcase
    end
endmodule
```

Controllore e Datapath

Semaforo temporizzato in Verilog

```
module SemaforoTemporizzato(
   input rst, clk, trafficons, trafficoeo,
    output reg lucens, luceeo);
    reg [1:0] stato = 2'b00;
    reg [1:0] stato_prossimo = 2'b00;
    reg inizio = 1'b0, fine = 1'b0;
    reg [3:0] registro = 3'b000;
    always @(clk) begin: UPDATE
       if(rst) stato = 2'b00;
       else stato = stato_prossimo;
    end
```

```
always @(clk) begin: DATAPATH
    if(inizio) begin
        registro = 3'b000;
        fine = 1'b0;
   end else begin
        if(registro < 3'b111) begin</pre>
            registro = registro + 1'b1;
            fine = 1'b0;
        end
        else begin
            fine = 1'b1;
        end
   end
end
```

Semaforo temporizzato

```
always @(stato, trafficons, trafficoeo, fine) begin: FSM
   case(stato)
    2'b00:
       if(~trafficons && trafficoeo) begin
           lucens = 1'b1; luceeo = 1'b0; inizio = 1'b1;
           stato_prossimo = 2'b10;
       end else begin
            lucens = 1'b1; luceeo = 1'b0;
           stato prossimo = 2'b00;
       end
    2'b01:
       if(~trafficons) begin
           lucens = 1'b0; luceeo = 1'b1;
            stato_prossimo = 2'b01;
        end else begin
            lucens = 1'b0; luceeo = 1'b1; inizio = 1'b1;
            stato_prossimo = 2'b11;
        end
. . .
```

```
2'b10:
       begin inizio = 1'b0;
       if(trafficons) begin
            lucens = 1'b1; luceeo = 1'b0;
            stato_prossimo = 2'b00;
       end
       else if(fine) begin
            lucens = 1'b0; luceeo = 1'b1;
            stato_prossimo = 2'b01;
       end else begin
           lucens = 1'b1; luceeo = 1'b0;
            stato_prossimo = 2'b10;
       end end
   2'b11:
       begin inizio = 1'b0;
       if(fine) begin
            lucens = 1'b1; luceeo = 1'b0;
            stato_prossimo = 2'b00;
       end else begin
            lucens = 1'b0; luceeo = 1'b1;
            stato_prossimo = 2'b11;
       end end
   endcase
end
```