## Lecture 3: March 9

Lecturer: Alessandro Pellegrini Scribe: Anxhelo Xhebraj

In the previous lectures we described some processor architecture details that must be setup in order for a kernel to boot and work properly such as protected mode, IDT, GDT etc. In the next lecture we will see the code that initializes and configures such state in the Linux kernel but first we must introduce hardware paging and x64 long mode. Hardware Paging is the mechanism through which Linear Adresses are mapped to Physical Addresses by the CPU and should not be confused with paging and memory management in higher abstraction levels (e.g. kernel). In this section Linear Address and Logical Address will be used interchangeably since most OSes use the Flat Model described in the previous lecture making the two coincide.

## 3.1 Protected Mode Paging

Segmented memory in processors' architecture was later coupled with a finer grained memory access by introducing the Paging Unit. This new layer in address translation brings in new memory protection mechanisms which check the requested access type against the access rights of the Linear Address and, if the memory access is not valid, generates a Page Fault exception.

When a Logical Address, the one displayed in debuggers and the one used as displacement in programs, is fed to the processor using some instruction (jmp, mov etc.) it gets mapped to a physical address in RAM through the following steps: it is first translated into a Linear Address by the Segmentation Unit (but as we saw in the previous lectures, by the means of the Flat Model, Logical and Linear Addresses coincide) and then mapped to a Physical Address by the Paging Unit.




Figure 3.1: Logical to Physical Address ([Intel(2016)] pp. 90)

3-2 Lecture 3: March 9

The paging unit thinks of all RAM as partitioned into fixed-length *page frames*. Each page frame contains a page which is the data contained in a fixed-length interval of Linear Addresses. Page frames and pages coincide in size.

The CPU needs some data structures stored in main memory called *page tables* to be setup in order to enable paging. Page tables have a hierarchical structure constituted of multiple levels depending on the size of page frames and addressable memory.

The Physical Address of the first level of the page tables in the hierarchy is stored in the CR3 register introduced specifically for paging. CR3 must keep the physical address instead of the Logical one because otherwise we would end up in a recursive problem: in order to translate a Logical Address we would have to translate a Logical Address. Whenever the OS needs to change the contents of CR3 it has to do so in a careful manner by translating software side Logical Addresses to Physical Addresses through its relative position since after protected mode is enabled every address pass through the translation in the MMU.

### 3.1.1 i386 Paging

The first paging scheme was introduced in the Intel 80386 32-bit processor that handled 4KB pages. The first level page table is called *Page Directory* and the address of the one in use is stored in the CR3 register. This table holds Page Directory Entries (PDE). The second level page table is called *Page Table* and holds the Page Table Entries (PTE).

The aim of this two-level scheme is to reduce the amount of RAM required for per- process Page Tables.

The 32 bits of a Linear Address are divided into three fields:

**Directory** bit[31:22] determines the entry in the Page Directory that points to the proper Page Table

Table bit[21:12] determines the entry in the Page Table that contains the physical address of the page frame containing the page

Offset bit[11:0] determines the relative position within the page frame

With one level we would have to initialise a table of 2<sup>20</sup> entries with 4 Bytes per entry would be

4MB in RAM just for the table

Page tables are setup by the

kernel for each process in the

not overlap on Physical

other


system and managed in order to

Addresses. This is why multiple

instances of the same program

refer to same Logical Addresses

but do not interfer with each






Figure 3.3: i386 Paging Scheme ([Intel(2016)] pp. 113)

Figure 3.2: i386 Linux Process Logical Address Map

By the fact that the Offset field is 12 bits long we are able to address each byte of the 4KB page ( $2^{12} = 4$ KB). Also, since each PTE and PDE is of size 4 bytes, 4KB/4B = 1024 PTE

or PDE fit in one page therefore the 10 bits of the Table or Directory fields are sufficient to address each PTE or PDE within a Page Directory or Page Table page. From the observations above it follows that this scheme with one Page Directory (4KB in size, only first level) can address up to  $1K \times 1K \times 4KB = 4GB$ .

### 3.1.2 PDE and PTE fields

| 31 30 29 28 27 26 25 24 23 22  | 21 20 19 18 17          | 16 15 14 1                           | 3 12     | 11 10 9 | 8 | 7 | 6 | 5 | 4           | 3                   | 2                      | 1                      | 0 |                     |
|--|-------------------------|--------------------------------------|----------|---------|---|---|---|---|-------------|---------------------|------------------------|------------------------|---|---------------------|
| Address of page directory <sup>1</sup>                                     |                         |                                      |          | lgnored |   |   |   |   | PCD         | PW<br>T             | lgnored                |                        |   | CR3                 |
| Bits 31:22 of address<br>of 4MB page frame                                 | Reserved<br>(must be 0) | Bits 39:32 o<br>address <sup>2</sup> | f A<br>T | Ignored | G | 1 | D | А | P<br>C<br>D | PW<br>T             | U<br>/<br>S            | R<br>/<br>W            | 1 | PDE:<br>4MB<br>page |
| Address of page table Ignored Q I A C P PW U R / / / S W                   |                         |                                      |          |         |   |   |   |   | 1           | 1                   | PDE:<br>page<br>table  |                        |   |                     |
| Ignored  |                         |                                      |          |         |   |   |   |   |             |                     | 0                      | PDE:<br>not<br>present |   |                     |
| Address of 4KB page frame   Ignored   G   P   D   A   P   PW   / / / S   W |                         |                                      |          |         |   |   |   |   | 1           | PTE:<br>4KB<br>page |                        |                        |   |                     |
| Ignored  |                         |                                      |          |         |   |   |   |   |             | 0                   | PTE:<br>not<br>present |                        |   |                     |

Figure 3.4: PDE and PTE interpretations ([Intel(2016)] pp. 114)

**P** Present flag: in Page Table must be 1 to map a 4KB page, in Page Directory must be 1 to reference a page table

R/W Read/Write flag: if 0 writes may not be allowed in the 4KB referenced by a PTE or in all the pages pointed by the Page Table pointed by the PDE (1024  $\times$  4KB = 4MB region controlled by the PDE)

U/S User/Supervisor flag: if 0 user-mode accesses are not allowed to the 4MB region controlled by the PDE or the 4KB referenced by the PTE

**PCD and PWT** Page-level Cache Disable and Page-level Write Through flags: determine the memory type used to access the Page Table referenced by the PDE or the 4KB page referenced by the PTE

**A** Accessed flag: indicates whether the PDE was used for Linear Address Translation or software has accessed the 4KB page referenced by the PTE

D Dirty flag: indicates whether the 4KB referenced by the PTE was written by software

**PS** Page Size: in PDE indicates whether the address points to a Page Table or a page of 4MB. In this case the entry refers to a 4MB page

G Global flag: prevents frequently used pages from being flushed from the TLB cache

**Address**: contains the 20 most significant bits of the Physical Address of the page (PTE or PDE with PS=1) or Page Table (in case of PDE with PS=0). Since pages are of 4KB starting from address 0 we need only 20 bits to address all of the 4GB (4KB  $\times 2^{20} = 4$ GB)

For further information about the flags and a more detailed explanation we refer the reader to the Intel Manual [Intel(2016)].




Figure 3.5: 4MB pages Physical Address Resolution ([Intel(2016)] pp. 113)

([Bovet and Cesati(2006)] pp. 48, [Intel(2016)] pp. 114-115)

R/W is used for Copy On Write (COW), mechanism to not setup process memory in case of a fork() until changes to variables are performed

P was used especially on systems having less than 4GB of RAM: processes could Logically Address up to 4GB of memory and this was managed through swapping

3-4 Lecture 3: March 9

### 3.1.3 Physical Address Extension (PAE)




Figure 3.6: PAE Paging ([Intel(2016)] pp. 114)

In order to enable PAE bit 5 of CR4 must be asserted

Since the amount of RAM supported by a processor is limited by the number of address pins connected to the address bus this means that 32-bit processors can physically address only up to 4GB of RAM in theory. The increasing need of memory in big servers created a pressure on Intel to expand the amount of RAM supported by this architecture. Intel satisfied these requests by increasing the number of address pins on its processors from 32 to 36 bits. This allowed up to  $2^{36} = 64$ GB of RAM and reduced the amount of swap.

([Bovet and Cesati(2006)] pp. 52)

To support PAE the paging mechanism was changed with the one shown in Figure 3.6 moving to a three level paging:

- PTE Address field was extended from 20 bits to 24 meaning that the 64GB of memory are split into  $2^{24}$  distinct page frames ( $2^{24} \times 4 \text{KB} = 64 \text{GB}$ ). Since the Address field has increased in size and the 12 flag bits described above are still included the PTE size is doubled to 8 bytes (24+12=36 bits are needed) therefore 4 KB/8 B = 512 entries fit in one PT/PD page (9 bits used to index the PTE/PDE in the Linear Address,  $2^9=512$ ).
- A new first level of page table called Page Directory Pointer Table (PDPT) consisting of four 8 byte entries has been introduced (2 most significant bits of the Linear Address for indexing the PDPTE,  $2^2 = 4$  entries)
- PDPTs are required to be stored in the first 4GB of RAM and aligned to a multiple of  $2^5 = 32$  bytes (4 entries  $\times$  8 bytes). Through this scheme only 27 bits of CR3 are used to store the physical address of the PDPT ( $2^{27} \times 2^5 = 2^{32} = 4$ GB)
- Once CR3 is set still only 4GB of RAM can be addressed  $(2^2 \times 2^9 \times 2^9 \times 2^{12} = 2^{32})$  and changing CR3 for some process can be difficult since same Linear Addresses must be used in different pieces of code.

Similarly to the previous addressing scheme PAE allows big pages to be allocated at PD level.

## 3.1.4 x64, long addressing scheme (IA-32e)

Moving from 32-bit to 64-bit processor the Logical Address Space increases exponentially and new mechanisms must be introduced to improve paging. Considering that  $2^{64}$  Bytes of

RAM are unimaginable, Intel decided to shortcircuit bits [63:48] to the same value of bit 47. This splits the Logical Address space into three parts:

- Canonical "lower half": addressable addresses from 0x0 to 0x00007FFF FFFFFFFF
- Noncanonical addresses: unaddressable memory from the previous address to 0xFFFF8000 00000000
- Canonical "higher half": addressable addresses from the previous to 0xfffffffff

Theoretically a total of 256TB of memory is addressable.

In terms of page table organization we move from a three level page table in PAE to a 4 level page table in long mode introducing the Page Manager Level 4 (PML4 or also called Page General Director (PGD) ) table. PTE size is still 8 Bytes but 36 bits are used for the Address field. The scheme is the similar to PAE but in this case also 1GB pages (Huge Pages) can be directly mapped through a PDPTE.




Figure 3.7: IA-32e Paging ([Intel(2016)] pp. 124)

### 3.2 Translation Lookaside Buffer

Since the translation of addresses require multiple accesses to memory for reading the page tables, 80x86 processors include another cache besides other general-purpose hardware caches specifically for speeding up address translation called Translation Lookaside Buffer (TLB).

As we saw previously a Linear Address is splitted into multiple parts. The upper bits of a Linear Address (called the **page number**) determine the upper bits of the Physical Address (called **page frame**) through a "walk" in the page tables; the lower bits (called **page offset**) correspond to the lower bits of the Physical Address.

In Linux the canonical higher half is reserved for the kernel while the canonical lower half for user-space as shown in the documentation. 3-6 Lecture 3: March 9

([Intel(2016)] pp. 140)

The TLB caches the mapping of Linear Addresses to Physical Addresses by keeping several entries corresponding to individual translations. The TLB's entries are referenced through the page number of the address that needs to be translated and contain the Physical Address of the page frame corresponding to that Linear Address.

There is one TLB per core

In this scenario the MMU may not consult the page tables for translating a Linear Address for which a TLB entry is present speeding up the translation process. In case of TLB miss (no entry being present for a given Linear Address) the firmware consults the paging structures to obtain the Physical Address which is then cached in the TLB for future translations.

([Intel(2016)] Sec. 4.12)

In the case of the requested Linear Address not having a Physical Page mapped to it (Present bit clear) a page fault exception is generated. The handler for page-fault exceptions typically directs the operating system or executive to load data for the unmapped page from external storage into physical memory (perhaps writing a different page from physical memory out to external storage in the process) and to map it using paging (by updating the paging structures). When the page has been loaded into physical memory, a return from the exception handler causes the instruction that generated the exception to be restarted.

([Bovet and Cesati(2006)] pp. 142) For hardware handling to be added on Lec2 when checking privileges

# 3.3 Enabling x64 longmode

The code for enabling x64 longmode is the following

```
movl $MSR_EFER, %ecx
                                 ; read Model Specific Register 0xC0000080
rdmsr
                                 ; content is written in edx:eax
btsl $_EFER_LME, %eax
                                 ; set bit 8 to enable long mode
wrmsr
                                 ; write MSR
push1 $__KERNEL_CS
                                 ; push Code Segment Selector for 1ret
leal startup_64(%ebp), %eax
                                 ; dyn calculate jump address
pushl %eax
                                 ; push return address for lret
movl $(X86_CR0_PG | X86_CR0_PE), %eax
movl %eax, %cr0
                                 ; enable paging, set PE and PG in CRO
lret
```

MSR are Intel's specific registers for debugging purposes. One of these registers was then used to adopt AMD's longmode introduced with the EFER register

Before doing so, various data structures and configurations must be performed as described in the Intel manual ([Intel(2016)] pp. 323).

# 3.4 Linux Boot in i386 (< v. 2.6)

By Stage 1 Bootloader is meant the code held in the MBR (bootsector present in the first sector of the disk). In the early i386 version of Linux a boot sector that ran in 16-bit real mode was implemented to perform BIOS boot which is available at arch/i386/boot/bootsect.S acting as a Stage 1 Bootloader. This piece of code moved itself from 0x07C0 (which is the address where the BIOS had loaded it) to 0x90000, read the disk and loaded into memory arch/i386/boot/setup.S.

([Bovet and Cesati(2006)] pp. 838, referring to setup.S)

The latter code was responsible for getting the system data from the BIOS, and putting them into the appropriate places in system memory (start\_of\_setup) plus other system configuration. It read the physical memory map through the E820 BIOS facility, enabled the A20 line, setup a temporary IDT and GDT, performed the switch to 32-bit protected

mode and finally loaded the compressed image of the kernel and gave control to the function startup\_32 in arch/i386/boot/compressed/head.S.

The startup\_32 function decompressed the kernel image and jumped to another function having the same name (startup\_32) in arch/i386/kernel/head.S which enabled paging and setup again the GDT and IDT (temporarily ignoring all interrupts).

Later in time new bootloaders came along such as LILO and GRUB acting as Stage 1 and Stage 2 Bootloaders able to navigate the file system, start up a boot selection menu by reading a configuration file and load the selected OS image.

### 3.5 **UEFI**

The primary goal of the UEFI specification is to define an alternative boot environment that can alleviate firmware developers from crafting complex solutions for being compatible with new hardware specifications and platform capabilities.

UEFI firmware is capable of executing UEFI executables which are regular Portable Executable (PE) images runnable under various platforms containing multiple services such as bus, block, file services, graphical consoles and booting over network. Various libraries exist to write UEFI applications which run during the pre-boot phase. A virtual machine specification based on a byte code format called EFI Byte Code (EBC) which can be used to write platform-independent device drivers is included in UEFI.

A legacy BIOS loads a 512 byte flat binary blob from the MBR of the boot device into memory at physical address 0x7C00 and jumps to it. The bootloader cannot return back to BIOS. UEFI firmware loads an arbitrary sized UEFI application from a FAT partition called EFI System Partition (ESP) on a GPT-partitioned boot device to some address selected at run-time. Then it calls that application's main entry point. The application can return control to the firmware, which will continue searching for another boot device or bring up a diagnostic menu. The boot configuration is defined by variables stored in NVRAM, including variables that indicate the file system paths to OS loaders and OS kernels. UEFI boot targets can be found under /efi/boot/.

### 3.5.1 GUID Partition Table

One of the main drawbacks of BIOS was the 32-bit addressing scheme of partitions that allowed only to point to at most  $512B \times 2^{32} = 2TB$  (512B is the size of a sector) within a disk. Clearly this became a problem with Hard Disk sizes growing over-time constraining the partition scheme of large disks.

In UEFI the problem is addressed by using GUID Partition Table scheme instead of MBR. For limited backward compatibility, the space of the legacy MBR is still reserved in the GPT specification, but it is now used in a way that prevents MBR-based disk utilities from misrecognizing and possibly overwriting GPT disks.

The partition table header defines the usable blocks on the disk. It also defines the number and size of the partition entries that make up the partition table.

After the header, the Partition Entry Array describes partitions, using a minimum size of 128 bytes for each entry block. The starting location of the array on disk, and the size of each entry, are given in the GPT header. The first 16 bytes of each entry designate the partition type's globally unique identifier (GUID). For example, the GUID for an EFI System Partition is C12A7328-F81F-11D2-BA4B-00A0C93EC93B. The second 16 bytes are

#### **GUID Partition Table Scheme**




Figure 3.8: GUID Partition Table Scheme [gpt(2018)]

3-8 Lecture 3: March 9

a GUID unique to the partition. Then follow the starting and ending 64 bit addresses, partition attributes, and the Unicode partition name.

Finally a copy of the Primary GPT, namely Secondary GPT, is kept at the end of the disk for backup purposes.

### 3.5.2 Secure Boot

[Kumar and Kumar(2007)]

Another issue with the BIOS interface was the spread of malwares that infected the MBR (Bootkits). One example of such malwares is Vboot Kit. An hard disk is infected by overwriting the content of its MBR with the code of the rootkit and relocating the old bootloader in another portion of the hard disk.

On system startup the BIOS loads the MBR (and therefore the rootkit's code) into memory and jumps into its address. Vboot Kit hijacks int 0x13 in the IVT by replacing the BIOS services for reading and writing the hard disk with its own hooks and then loads the bootloader.

When the bootloader will trigger int 0x13 to ask the BIOS to read some data from the hard disk the Vboot Kit hook will execute and patch the code segments that were asked to be loaded and will gain control of the system.

([sec(2013)] pp. 7)

Secure Boot mitigates such attacks ensuring that UEFI firmware will load only signed executables. A series of asymmetric keys and databases are used to manage and protect the signatures needed to verify code before it is executed.

First, there is the **Platform Key (PK)**. This key is typically set by the platform manufacturer when a system is built in the factory. While it may be replaceable by an end user or enterprise IT services, its purpose is to protect the next key from uncontrolled modification [PK()].

The second key is the **Key Exchange Key (KEK)**, which protects the **Signature Database** from unauthorized modifications. No changes can be made to the signature database without the private portion of this key. There can be multiple KEKs provided by the operating system and other trusted third party application vendors. A holder of a valid KEK can insert or delete signatures in a signature database. The database maintains two lists of signatures: signatures of code that is authorized to run on the platform and signatures of code that is forbidden.

When loading the operating system bootloader the firmware confirms that its signature matches one in its database of authorized signatures, and also that the signature is not in the forbidden database.

# 3.6 Multicore Booting

([Intel(2016)] Sec. 8.4)

As anticipated in Lecture 1 following a power-up or RESET of an Multi Processor (MP) system an Hardware MP initialization protocol is run to select the Boostrap Processor (BSP) and the Application Processors (APs). The BSP is the one executing BIOS and all the other code of system initialization while APs wait for a specific signal from the BSP.

([Intel(2016)] Chap. 10)

To perform sophisticated interrupt sending and redirection Intel introduced the Advanced Programmable Interrupt Controller (APIC). The APIC interface is composed of two parts: a local APIC for each logical processor and an external I/O APIC part of the system's chipset.

The local APIC has multiple registers for various kinds of operations all memory mapped

to a 4KB page frame with initial starting address <code>OxFEE00000</code>. Within them can be found the Interrupt Command Register (ICR) which allows software running on some processor to send Interprocessor Interrupts (IPIs) to other processors. Two pins are connected to the processor from the local APIC: <code>LINTO</code> and <code>LINT1</code>, the former being normal interrupts and the latter non-maskable interrupts.

In order for the APs to start executing code the BSP must send the INIT-SIPI signal to them through the ICR and this is done by writing the lower 32 bits out of the 64 of the address (0xFEE00300) mapped to the ICR.

([Intel(2016)] pp. 278

```
mov $sel_fs, %ax
mov %ax, %fs

; send INIT to all-except-self
mov $0x000C4500, %eax
mov %eax, %fs:(0xFEE00300) 11 00 0 1 0 0 0 101 00000000

.B0: btl $12, %fs:(0xFEE00300)
jc .B0

; send SIPI to all-except-self
mov $0x000C4611, %eax
mov %eax, %fs:(0xFEE00300) 11 00 0 1 0 0 0 110 00010001

.B1: btl $12, %fs:(0xFEE00300)
jc .B1
```




Figure 3.9: ICR bit interpretation ([Intel(2016)] pp. 381)

The Vector field determines the real-mode base address of the 4-KByte page for the APs'

3-10 Lecture 3: March 9

boot code which must reside in the first megabyte of memory ( $2^8 \times 4 \text{KB} = 1 \text{MB}$ ). Therefore the address for the example shown above is  $0 \times 11000$ . Interrupts can be sent either specifying a cpu lAPIC id through the Destination field or through the Destination Shorthand (bit 19 and 18). In both INIT and SIPI the destination shorthand is used since the interrupt must be sent to all the APs.

FS register usage for indicating right register (?)

## References

- [PK()] Take control of your pc with uefi secure boot. URL http://www.linuxjournal.com/content/take-control-your-pc-uefi-secure-boot.
- [sec(2013)] Uefi secure boot in modern computer security solutions, 2013. URL http://www.uefi.org/sites/default/files/resources/UEFI\_Secure\_Boot\_in\_Modern\_Computer\_Security\_Solutions\_2013.pdf.
- [gpt(2018)] Guid partition table, Mar 2018. URL https://en.wikipedia.org/wiki/GUID\_Partition\_Table.
- [Bovet and Cesati(2006)] Daniel P. Bovet and Marco Cesati. *Understanding the Linux kernel*. OReilly, 2006.
- [Edge(2015)] Jake Edge. Uefi and "secure boot", Jun 2015. URL https://lwn.net/Articles/447381/.
- [Intel(2016)] Intel. Intel 64 and IA-32 Architecture Software Developer's Manual, volume 3A. Sep 2016.
- [Kumar and Kumar(2007)] Nitin Kumar and Vipin Kumar. Vbootkit: Compromising windows vista security, 2007. URL https://www.blackhat.com/presentations/bh-europe-07/Kumar/Whitepaper/bh-eu-07-Kumar-WP-apr19.pdf.
- [Org(2016)] UEFI Org. Unified Extensible Firmware Interface Specification. 2.6 edition, 2016.