

1



INTRODUCTION

The Intel® MCS-48 family of microcomputers marked the first time an eight bit computer with program storage, data storage, and I/O facilities was available on a single LSI chip. The performance of the initial processors in the family (the 8748 and the 8048) has been shown to meet or exceed the requirements of most current applications of microcomputers. A new member of the family, however, has been recently introduced which promises to allow the use of the single chip microcomputer in many application areas which have previously required a multichip solution. The Intel® 8049 virtually doubles processing power available to the systems designer. Program storage has been increased from 1K bytes to 2K bytes, data storage has been increased from 64 bytes to 128 bytes, and processing speed has been increased by over 80%. (The 2.5 microsecond instruction cycle of the first members of the family has been reduced to 1.36 microseconds.)

It is obvious that this increase in performance is going to result in far more ambitious programs being written for execution in a single chip microcomputer. This article will show how several program modules can be designed using the 8049. These modules were chosen to illustrate the capability of the 8049 in frequently encountered design situations. The modules included are full duplex serial I/O, binary multiply and divide routines, binary to BCD conversions, and BCD to binary conversion. It should be noted that since the 8049 is totally software compatible with the 8748 and 8048 these routines will also be useful directly on these processors. In addition the algorithms for these programs are expressed in a program design language format which should allow them to be easily understood and extended to suit individual applications with minimal problems.

FULL DUPLEX SERIAL COMMUNICATIONS

Serial communications have always been an important facet in the application of microprocessors. Although this has been partially due to the necessity of connecting a terminal to the microprocessor based system for program generation and debug, the main impetus has been the simple fact that a large share of microprocessors find their way into end products (such as intelligent terminals) which themselves depend on serial communication. When it is necessary to add a serial link to a microprocessor such as the Intel® MCS-85 or 86 the solution is easy; the Intel® 8251A USART or 8273 SDLC chip can easily be added to provide the necessary protocol. When it is necessary to do the same thing to a single chip microcomputer, however, the situation becomes more difficult.

Some microcomputers, such as the Intel 8048 and 8049 have a complete bus interface built into them which allows the simple connection of a USART to the processor chip. Most other single chip microcomputers. although lacking such a bus, can be connected to a USART with various artificial hardware and software constructs. The difficulty with using these chips, however, is more economic than technical; these same peripheral chips which are such a bargain when coupled to a microprocessor such as the MCS-85 or 86, have a significant cost impact on a single chip microcomputer based system. The high speed of the 8049, however, makes it feasible to implement a serial link under software control with no hardware requirements beyond two of the I/O pins already resident on the microcomputer.

There are many techniques for implementing serial I/O under software control. The application note "Application Techniques for the MCS-48 Family" describes several alternatives suitable for half duplex operation. Full duplex operation is more difficult, however, since it requires the receive and transmit processes to operate concurrently. This difficulty is made more severe if it is necessary for some other process to also operate while serial communication is occurring. Scanning a keyboard and display, for example, is a common operation of single chip microcomputer based system which might have to occur concurrently with the serial receive/transmit process. The next section will describe an algorithm which implements full duplex serial communication to occur concurrently with other tasks. The design goal was to allow 2400 baud, full duplex, serial communication while utilizing no more than 50% of the available processing power of the high speed 8049 microcom-

The format used for most asynchronous communication is shown in Figure 1. It consists of eight data bits with a leading 'START' bit and one or more trailing 'STOP' bits. The START bit is used to establish synchronization between the receiver and transmitter. The STOP bits ensure that the receiver will be ready to synchronize itself when the next start bit occurs. Two stop bits are normally used for 110 baud communication and one stop bit for higher rates.



The algorithm used for reception of the serial data is shown in Figure 2. It uses the on board timer of the 8049 to establish a sampling period of four times the desired baud rates. For 2400 baud operation a crystal frequency of 9.216 MHz was chosen after the following calculation:

f = 480N(2400)(4)

where 480 is the factor by which the crystal frequency is divided within the processor to get the basic interrupt rate

is the desired baud rate 2400

- is the required number of samples per bit time
- is the value loaded into the MCS-48 timer when it overflows



The value N was chosen to be two (resulting in f=9.216 MHz) so that the operating frequency of the 8049 could be as high as possible without exceeding the maximum frequency specification of the 8049 (11 MHz).

```
START OF RECEIVE ROUTINE
;1 IF RECEIVE FLAG=0 THEN
      IF SERIAL INPUT=SPACE THEN
; 2
         RECEIVE FLAG:=1
; 3
         BYTE FINISHED FLAG:=0
;2
      ENDIF
:1 ELSE
           SINCE RECEIVE FLAG=1 THEN
;2
      IF SYNC FLAG=0 THEN
         IF SERIAL INPUT=SPACE THEN
; 3
            SYNC FLAG:=1
; 4
; 4
            DATA:=89H
            SHMPLE CNTR:=4
; 3
         ELSE
                SINCE SERIAL INPUT=MARK THEN
            RECEIVE FLAG:=0
         ENDIF
              SINCE SYNC FLAG=1 THEN
; 2
;3
         SAMPLE COUNTER:=SAMPLE COUNTER-1
         IF SAMPLE COUNTER=0 THEN
; 3
            SAMPLE COUNTER:=4
; 4
; 4
            IF BYTE FINISHED FLAG=8 THEN
; 5
               CARRY:=SERIAL INPUT
; 5
                SHIFT DATA RIGHT WITH CARRY
;5
               IF CARRY=1 THEN
. 6
                    OKDATA: =DATA
; 6
; 7
                    IF DATA READY FLAG≈0 THEN
                      BYTE FINISHED FLAG=1
i 6
                   ELSE
                      BYTE FINISHED FLAG:=1
;7
;7
                       OVERRUN FLAG:=1
; 6
                   ENDIE
; 5
               ENDIF
            FISE
                    SINCE BYTE FINISHED FLAG=1 THEN
; 4
               IF SERIAL IMPUT≔MARK THEN
; 5
                   DATA READY FLAG:=1
,6
; 5
                       SINCE SERIAL INPUT=SPACE THEN
                   ERROR FLAG:=1
               ENDIF
;5
               RECEIVE FLAG:=0
: 5
               SYNC FLAG:=0
            ENDIF
; 4
; 3
         ENDIF
      ENDIF
:1 ENDIF
```

Figure 2

The timer interrupt service routine always loads the timer with a constant value. In effect the timer is used to generate an independent time base of four times the required baud rate. This time base is free running and is never modified by either the receive or transmit programs, thus allowing both of them to use the same timer. Routines which do other time dependent tasks (such as scanning keyboards) can also be called periodically at some fixed multiple of this basic time unit.

The algorithm shown in Figure 2 uses this basic clock plus a handful of flags to process the serial input data.

Once the meaning of these flags are understood the operation of the algorithm should be clear. The Receive Flag is set whenever the program is in the process of receiving a character. The Synch Flag is set when the center of the start bit has been checked and found to be a SPACE (if a MARK is detected at this point the receiver process has been triggered by a noise pulse so the program clears the Receive Flag and returns to the idle state). When the program detects synchronization it loads the variable DATA with 80H and starts sampling the serial line every four counts. As the data is received it is right shifted into variable DATA; after eight bits have been received the initial one set into DATA will result in a carry out and the program knows that it has received all eight bits. At this point it will transfer all eight bits to the variable OKDATA and set the Byte Finished Flag so that on the next sample it will test for a valid stop bit instead of shifting in data. If this test is successful the Data Ready Flag will be set to indicate that the data is available to the main process. If the test is unsuccessful the Error Flag will be set.

The transmit algorithm is shown in Figure 3. It is executed immediately following the receive process. It is a simple program which divides the free running clock down and transmits a bit every fourth clock. The variable TICK COUNTER is used to do the division. The Transmitting Flag indicates when a character transmission is in progress and is also used to determine when the START bit should be sent. The TICK COUNTER is used to determine when to send the next bit (TICK COUNTER MODULO 4 = 0) and also when the STOP bits should be sent (TICK COUNTER = 9 4). After the transmit routine completes any other timer based routines, such as a keyboard/display scanner or a real time clock, can be executed.

```
START OF TRANSMIT ROUTINE
#1 TICK COUNTER:=TICK COUNTER+1
;1 IF TICK COUNTER HOD 4=0 THEN
;2
      IF TRANSMITTING FLAG=1 THEN
         IF TICK COUNTER=80 1010 00 BINARY THEN
; 3
; 4
            TRANSMITTING FLAG:=0
; 3
         ELSE
                IF TICK COUNTER=00 1001 00 BINNRY THEN
; 4
            SEND END HARK
; 4
            TRANSMITTING FLAG:=0
                SINCE TICK COUNTERCYTHE ABOVE COUNT THEN
; 3
         ELSE
; 4
            SEND NEXT BIT
i 3
         ENDIF
     ELSE
; 2
              SINCE TRANSMITTING FLAG=0 THEN
;3
         IF TRANSMIT REQUEST FLAG=1 THEN
: 4
            XMTBYT:=MXTBYT
            TRANSMIT REQUEST FLAG:=0
;4
            TRANSMITTING FLAG:=1
; 4
; 4
            TICK COUNTER:=0
            SEND SYNC BIT (SPACE)
         ENDIF
;3
     ENDIF
;1 ENDIF
                         Figure 3
```



Figure 4 shows the complete receive and transmit programs as they are implemented in the instruction set of

the 8049. Also included in Fig. 4 is a short routine which was used to test the algorithm.

```
ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2 0
 LOC - 06J
                SE0
                          SOURCE STATEMENT
                  1 :*******************************
                  2 ,*
                  39*
                           THIS PROGRAM TESTS THE FULL DUPLEX COMMUNICATION SUFTWARE
                  4 ; *
                  5 ; *******************************
                  6 .
                   7 $INCLUDE(:F1:URTEST, PDL)
                  8:
               =
                 9 :
                           START OF TEST ROUTINE
                 10 ;
                           11 .
               = 12 :
                 13 /
               = 14 :
               = 15 ;
               = 16 ;1 ERROR COUNT =0
               = 17 :1 REPEAT
               = 18 /2
                         PATTERN:=0
               = 19 :2
                         INITIALIZE TIMER
                 28 +2
                         CLEAR FLAGBYTE
                 21 ; 2
                         FLAG1=MARK
               =
                 22:2
                         REPERT
                 23 / 3
                            IF TRANSMIT REQUEST FLAG=0 THEN
               = 24 :4
                               NATBYTE:=PATTERN
               = 25 /4
                               TRANSMIT REQUEST FLAG=1
                 26 33
                            ENDIF
                 27 : 3
               =
                            IF DATA READY FLAG=1 THEN
               = 28 ,4
                               PATTERN = OKDATA
               =
                 29:4
                               DATA READY FLAG: =0
               =
                 30 :3
                            ENDIF
               = 31 /2
                         UNTIL ERROR FLAG OR OVERRUN FLAG
                         INCREMENT ERROR COUNT
               =
                 32 72
               = 33 /1 UNTIL FOREVER
               = 34 EOF
                  35 #EJECT
 0000
                  36
                           ORG
                  37 :1 SELECT REGISTER BANK 0
 0000 C5
                           SEL
                  38
                                  RB0
                  39 /1 GOTO TEST
 0001 2400
                  40
                                  TEST
                  41 $
                            INCLUDE(.F1:UART)
                 42 ;
               = 43 ;
               = 44 ;
                            ASYNCHRONOUS RECEIVE/TRANSMIT ROUTINE
                 45 ;
                            THIS ROUTINE RECEIVES SERIAL CODE USING PIN TO AS RXD
               = 46 :
               = 47;
                            AND CONCURRENTLY TRANSMITS USING PIN P27
               =
                 48 ;
                            NOTE.
                               THIS ROUTINE USES FLAG 1 TO BUFFER THE TRANSMITTED
               = 49 :
```

Figure 4



```
LOC 08J
                SEQ
                            SOURCE STATEMENT
               = 50 /1 DATA LINE. THIS ELIMINATES THE JITTER THAT
                  51 J1 WOULD BE CRUSED BY VARIATIONS IN THE RECEIVE
                  52 :1 TIMING. NO OTHER PROGRAM MAY USE FLAG 1 WHILE
                  53 -1 THE TIMER INTERRUPT IS ENABLED
                  54 /
                  55 i
                  56 :
                  57 .
                  50
                  59 :
                             REGISTER ASSIGNMENTS-BANK1
                  60 ;
                             -----------
                  61 /
                  62 3
                                             : USED TO SAVE ACCUMULATOR CONTENTS DURING INTERRUPT
                  63 ATEMP
0007
                             EQU
                                     R7
0006
                  64 FLGBYT EQU
                                             ; CONTAINS VARIOUS FLAGS USED 10 CONTROL THE RECEIVE
                                              ; AND TRANSMIT PROCESS. SEE CONSTANT DEFINITIONS FOR
                =
                  65
                                              : THE MEANING OF EACH BIT
                   67 SAMOTR EQU
                                             > SAMPLE COUNTER FOR THE RECIEVE PROCESS
0005
                                      R4
                                             F SAMPLE COUNTER FOR THE TRANSMIT PROCESS
                   68 TOKOTR
                             FOU
ийи4
                =
0000
                   69 REG0
                             FOR
                                      RΘ
                                              ; USED AS POINTER REGISTER
                  78 ;
                =
                  71 ;
                             PAM ASSIGNMENTS
                   72 :
                              ============
                   73 :
0020
                   74 MOKDAT EQU
                                      20H
                                              > RECEIVE RETURNS VALID DATA IN THIS BYTE
                                              > RECEIVE ACCUMULATES DATA IN THIS BYTE
0021
                   75 MDATA
                             EQU
                                      21H
                                              > CONTAINS BYTE BEING TRANSMITTED
0022
                =
                   76 MXMTBY
                             EQU
                                      22H
                   77 MINISTRY
                             EQU
                                      23H
                                              ; CONTAINS THE NEXT BYTE TO BE TRANSMITTED
0023
                   78 $EJECT
                   79 ;
                   80 :
                =
                   81 :
                              CONSTANTS
                   82 /
                              ------
                =
                   87 :
                   84 ;
                              THE FOLLOWING CONSTANTS ARE USED TO ACCESS THE FLAG BITS CONTHINED
                              IN REGISTER FLORYT
                =
                   85 :
                =
                   86 i
9991
                   87 RCVFLG EQU
                                              : SET WHEN START BIT IS FIRST DETECTED
                                      01H
                                              : RESET WHEN RECEIVE PROCESS IS COMPLETE
                =
                   88
0002
                =
                   89 SYNFLG EQU
                                      02H
                                              : SET WHEN START BIT IS VERIFIED
                                              # RESET WHEN RECEIVE PROCESS IS COMPLETE
                   90
                =
9994
                   91 BYENEL FOIL
                                      я4н
                                              # RESET WHEN START BIT 15 FIRST DETECTED
                =
                                              ; SET WHEN THE EIGHT DATA BITS HAVE ALL BEEN RECEIVED
0008
                   93 DRDYFL EUU
                                      03H
                                              ; SHOULD BE RESET BY MAIN PROGRAM WHEN DATA IS ACCEPTED.
                ±
                   94
                                              ; SET BY RECEIVE PROCESS WHEN STOP BIT(S) ARE VERIFIED
 0010
                   95 ERRFLG EQU
                                      19H
                                                SHOULD BE RESET BY MAIN PROGRAM WHEN SAMPLED
                   96
                                              SET BY RECEIVE PROCESS IF A FRAMING ERROR IS DETECTED.
0020
                = 97 TRROFL EQU
                                      29H
                                              . TESTED BY MAIN PROGRAM TO DETERMINE IF READY TO
                                              : TRANSMIT A NEW BYTE-SET TO INDICATE THAT NXTBYT
                = 99
                                              ; HAS BEEN LOADED
                = 100
                                              ; RESET BY TRANSMIT PROCESS WHEN BYTE IS ACCEPTED
0040
                = 101 TRNGFL EQU
                                      40H
                                              ; SET WHEN TRANSMISSION OF A BYTE STARTS
                                              > RESET WHEN STOP BIT IS TRANSMITTED
                = 102
คครค
                = 103 OVRUN
                              EQU
                                              : SET BY RECEIVE PROCESS WHEN OVERUN OCCURRS
                = 104
                                              ; SHOULD BE RESET BY MAIN PROGRAM WHEN SAMPLED
```

Figure 4 (continued)



```
LOC 08J
                SEQ
                           SOURCE STATEMENT
               = 105 ;
               = 106 :
                             GENERAL CONSTANTS
               = 107 ;
               = 108 ;
0080
               = 109 MARK
                                            : USED TO GENERATED A MARK
               = 110 SPACE
FF7F
                             EQU
                                    NOT 80H ; USED TO GENERATE A SPACE
9999
               = 111 STPBTS
                            EQU
                                           CONTROLS THE NUMBER OF STOP BITS
                                            # @ GENERATES ONE STOP BIT
               = 112
               = 113
                                                1 GENERATES TWO STOP BITS
               = 114 ;
               = 115 $EJECT
               = 116 ;
               = 117 :
                             START OF RECEIVE/TRANSMIT INTERRUPT SERVICE ROUTINE
                = 118 ;
                = 119 ;
0007
               = 120
                             ORG.
                                     9997H
               = 121
               = 122 ;1 ENTER INTERRUPT MODE
0007 160A
               = 123 TISR
                             JTF
0009 93
               = 124
                             RETR
000A 05
               = 125 UART:
                             SEL
                                     RB1
                = 126 :1 SAVE ACCUMULATOR CONTENTS
000B AF
               = 127
                             MOV
                                    ATEMP: A
               = 128 /1 RELOAD TIMER
000C 23FE
                = 129
                             MOV
                                     A. #TIMONT
000E 62
               = 139
                             MOV
                                     T. A
                = 131 ;
                = 132 ;
                             OUTPUT TXD BUFFER (F1) TO TXD I/O LINE (P27)
               = 133 +
                             = 134 ;
000F 7615
               = 135
                             JF1
                                     OMARK
0011 9A7F
               = 136 OSPACE
                             ANL
                                     P2-#SPACE
0013 0417
                = 137
                                     RCV000
0015 8A80
               = 138 OMARK
                             ORL.
                                     P2, WHARK
               = 139 ;
                = 140 ;
                             START OF RECEIVE ROUTINE
               = 141 ;
                             ______
                = 142 ;
               = 143 :1 IF RECEIVE FLAG=0 THEN
0017 FE
               = 144 RCV000: MOV
                                     A, FLGBYT
0018 1224
               = 145
                             J80
                                     RCV018
               = 146 ;2
                           IF SERIAL INPUT=SPACE THEN
001H 3664
                = 147
                             JT0
                                     XMIT
                = 148 ;3
                              RECEIVE FLAG:=1
AA10 FE
                = 149
                             MOV
                                     A. FLGBYT
001D 4301
                = 150
                             ORL
                                     A, #RCVFLG
                              BYTE FINISHED FLAG:=0
                = 151 /3
001F 53FB
                = 152
                             ANL
                                     A #NOT BYFNFL
                = 153 + 2
                           ENDIF
9021 AE
                = 154
                             MOV
                                     FLGBYT, A
0022 0464
                = 155
                                     XMIT
                               SINCE RECEIVE FLAG=1 THEN
                = 156 ;1 ELSE
                = 157 /2 IF SYNC FLAG=0 THEN
0024 3238
                = 158 RCV010: JB1
                              IF SERIAL INPUT-SPACE THEN
                = 159 /3
```

Figure 4 (continued)



```
LOC OBJ
                 SEQ
                             SOURCE STATEMENT
                                       RCV929
9926 3633
                 = 160
                               JT9
                 = 161 ; 4
                                   SYNC FLAG:=1
0028 4302
                               ORL
                 = 162
                                        A. #SYNFLG
992A HE
                 = 163
                               MOV
                                       FLGBYT, A
                 = 164 : 4
                                   DATA:=80H
002B B821
                 = 165
                               MOV
                                        RØ, #MDATA
9920 B989
                 = 166
                               MOV
                                        0R9 #80H
                 = 167 / 4
                                   SAMPLE CNTR:=4
002F BD04
                 = 168
                               MOV
                                        SAMCTR: #4
0031 0464
                 = 169
                               JMP
                                        XMIT
                 = 170 / 3
                                       SINCE SERIAL INPUT=MARK THEN
                                ELSE
                 = 171 ; 4
                                   RECEIVE FLAG:=0
 0033 53FE
                 = 172 RCY020: ANL
                                        AJ #NOT ROVELG
                 = 173 / 3
                                ENDIF
 0035 AE
                 = 174
                               MOV
                                        FLGEYT, A
0036 0464
                               JMP
                 = 175
                                        TIMX
                 = 176 / 2
                             ELSE
                                     SINCE SYNC FLAG=1 THEN
                                SAMPLE COUNTER = SAMPLE COUNTER-1
                 = 177 /3
 0038 ED64
                 = 178 RCV030: DJNZ
                                        SAMOTR, XMIT
                 = 179 .3
                                IF SAMPLE COUNTER=0 THEN
                                   SAMPLE COUNTER:=4
                 = 180 / 4
993A RD94
                 = 181
                               MOV
                                        SAMCTR, #4
                 = 182 / 4
                                    IF BYTE FINISHED FLAG=0 THEN
0030 5259
                 = 183
                                JB2
                                        RCV050
003E 97
                 = 184
                               CLR
                 = 185 / 5
                                       CARRY: =SERIAL INPUT
 003F 2642
                 = 186
                               JNT0
                                       RCV040
 0041 A7
                 = 187
                               CPL
 0042 B821
                 = 188 RCV040:
                               MOV
                                        RO, #MDATA
0044 F0
                 = 189
                               MûV
                                        A. GRO
                 = 190 :5
                                       SHIFT DATA RIGHT WITH CARRY
0045 67
                               RRC
                 = 191
0046 A0
                 = 192
                               MOY
                                        ero, a
                 = 193 / 5
                                       IF CARRY=1 THEN
0047 E664
                                JNC
                 = 194
                                        XMIT
                 = 195 76
                                          OKDATA:=DATA
0049 8820
                                        RO. #MOKDAT
                 = 196
                               MOV
004B A0
                 = 197
                               MOV
                                        ere, a
                 = 198 : 6
                                          IF DATA READY FLAG=0 THEN
004C FE
                 = 199
                               MOV
                                        A. FLGBYT
994D 7254
                 = 200
                               JB3
                                        RCM945
                 = 201 .7
                                             BYTE FINISHED FLAG=1
004F 4304
                               ORL
                                        A, #BYFNFL
                 = 202
0051 AE
                 = 203
                               MOV
                                        FLGBYT, A
0052 0464
                 = 204
                               JMP
                                        XMIT
                 = 205 / 6
                                          ELSE
                 = 206 :7
                                             BYTE FINISHED FLAG:=1
                 = 207 : 7
                                              OVERRUN FLAG:=1
                 = 208 RCV045:
                 = 209
                              ; MOY
                                        A. FLGBYT
0054 4384
                 = 210
                                        A. #(BYFNFL OR OVRUN)
                               )RI
0056 RE
                                        FLGBYT, A
                 = 211
                               MOY
                 = 212 76
                                           ENDIF
                 = 213 /5
                                       ENDIF
 0057 0464
                 = 214
                               JMP
                                        XMIT
```

Figure 4 (continued)



```
LOC OBJ
                SEQ
                            SOURCE STATEMENT
                = 215 ;4
                                 ELSE SINCE BYTE FINISHED FLAG=1 THEN
                = 216 /5
                                    IF SERIAL INPUT=MARK THEN
 0059 265F
                = 217 RCV050: JNT0
                                    RCV060
                = 218 / 6
                                        DATA READY FLAG:=1
 995B 4398
                = 219
                                     A. #DRDYFL
                                     RCV070
 0050 0461
                = 229
                                    ELSE SINCE SERIAL INPUT=SPACE THEN
                = 221 /5
                = 222 /6
                                        ERROR FLAG.=1
 005F 4310
                = 223 RCV060: ORL
                                     A. #ERRFLG
                = 224 / 5
                                    ENDIF
                = 225 / 5
                                    RECEIVE FLAG. =0
                = 226 ;5
                                    SYNC FLAG:=8
 0061 53FC
                = 227 RCV970, ANL
                                     A. #NOT(SYNFLG OR RCVFLG)
0063 AE
                                     FLGBYT, A
                = 228
                             MOV
                = 229 ;4
                                 ENDIF
                = 230 ; 3
                              ENDIF
                = 231 ; 2
                           ENDIF
                = 232 /1 ENDIF
                = 233 #EJECT
                = 234 ;
                = 235 ;
                              START OF TRANSMIT ROUTINE
                = 236 ;
                              = 237 :
                = 238 /1
                              FRANSMITTER OUTPUT BIT IS P2-7
                = 239
                = 240 ;1 TICK COUNTER.=TICK COUNTER+1
 0064 10
                = 241 XMIT: INC
                                     TCKCTR
                = 242 ;1 IF TICK COUNTER MOD 4=0 THEN
 0065 2303
                = 243
                              YOM
                                     A. #03H
 0067-50
                = 244
                              ANL
                                     A, TCKCTR
 9968 9697
                = 245
                              JNZ
                                     RETURN
                = 246 +2
                            IF TRANSMITTING FLAG=1 THEN
 006A FE
                = 247
                              MOV
                                     A. FLGBYT
 996B 37
                = 248
                              CPL
 006C D286
                = 249
                              JB6
                                     XMT040
                              IF STPBTS EQ 1
                = 250
                = 251 / 3
                              IF TICK COUNTER=00 1010 00 BINARY THEN
                = 252
                              MOV
                                     R, #28H
                                                            > CONDITIONAL ASSEMBLY
                = 253
                              XRL
                                     A, TCKCTR
                = 254
                              JNZ
                                     XMT010
                = 255 ; 4
                                 TRANSMITTING FLAG:=0
                              MOV
                = 256
                                     A, FLGBYT
                = 257
                              ANL
                                      A. #NOT TRNGFL
                = 258
                              MOV
                                     FLGBYT, A
                = 259
                              JMP
                                      RETURN
                = 260
                              ENDIF
                = 261 - 3
                              ELSE
                                      IF TICK COUNTER=00 1001 00 BINARY THEN
 006E 2324
                = 262 XMT010: MOV
                                      ñ, #24H
 0070 DC
                = 263
                              XRL
                                      A. TOKOTR
 9971 967B
                = 264
                              JNZ
                                     XMT020
                = 265 / 4
                                 SEND END MARK
 9973 A5
                = 266
                              CLR
                                            SET FLAG1 TO MARK
                                     F1
 8974 85
                = 267
                              CPL
                                     F1
                = 268
                              IF STPBTS E0 0
                = 269 ; 4
                                  TRANSMITTING FLAG:=0
```

Figure 4 (continued)



```
LOC OBJ
                 SEQ
                            SOURCE STATEMENT
0075 FE
                = 270
                                      A. FLGBYT
                                                              ; CONDITIONAL ASSEMBLY
0076 53BF
                = 271
                                      A #NOT TRNGFL
9978 AE
                = 272
                                      FLGBYT, A
                              MOV
0079 0497
                = 273
                              JMP
                                      RETURN
                = 274
                              ENDIF
                = 275 ; 3
                               ELSE
                                       SINCE TICK COUNTEROTHE ABOVE COUNT THEN
                = 276 ;4
                                  SEND NEXT BIT
007B 8822
                = 277 XMT020: MOV
                                      RO, #MXMTBY
8970 F9
                = 278
                              MAY
                                      A, ero
007E 67
                = 279
                              RRC
007F A0
                = 280
                                      ero, a
                              MOV
0080 A5
                = 281
                              CLR
                                      F1
                                              7 FLAG 1 WILL BE USED TO BUFFER TXD
 0081 E697
                = 282
                              JNC
                                      RETURN ; GO TO RETURN POINT IF TXD=SPACE (0)
                                              ; ELSE COMPLEMENT FLAG 1 TO A MARK
AA83 R5
                = 283
                              CPL
                                      F1
                                      RETURN
 0084 0497
                = 284
                              JMP
                = 285 ;3
                               ENDIF
                                    SINCE TRANSMITTING FLAG=0 THEN
                = 286 / 2
                            ELSE
                 = 287 ;3
                               IF TRANSMIT REQUEST FLAG=1 THEN
 0086 8297
                                                              FLAG BYTE THERE
                = 288 XMT040: JB5
                                      RETURN
                 = 289 +4
                                  XMTBYT:=NXTBYT
 0088 B823
                                      RO. #MNXTBY
                 = 290
                               MOV
                              MOY
 9989 FB
                 = 291
                                      A, ero
 008B 8822
                 = 292
                               MOV
                                      RO. #MXMTBY
                 = 293
                                      ero, a
 998D A9
                               MOV
                 = 294 ; 4
                                   TRANSMIT REQUEST FLAG:=0
 008E FE
                 = 295
                                      A. FLGBYT
                               YOM
                                      A, #NOT TRROFL
 008F 53DF
                 = 296
                               ANL
                 = 297 ; 4
                                   TRANSMITTING FLAG:=1
 0091 4340
                 = 298
                               ORL
                                       A. #TRNGFL
                 = 299
                                      FLGBYT, A
 0093 HE
                               MOY
                 = 300 :4
                                  TICK COUNTER:=0
 0094 BC00
                 = 301
                                      TCKCTR, #0
                               MOV
                                  SEND SYNC BIT (SPACE)
                 = 302 ; 4
 9096 A5
                 = 303
                                     F1
                                            SET FLAG 1 TO CAUSE A SPACE
                 = 304 ; 3
                               ENDIF
                 = 305 / 2
                            ENDIF
                 = 306 /1 ENDIF
                 = 307 RETURN:
                 = 308 ; 1 RESTORE ACCUMULATOR
 0097 FF
                 = 309
                               MOV
                                       A, ATEMP
                               RETR
 0098 93
                 = 310
                   311 $EJECT
                   312 🥫
                               START OF TEST ROUTINE
                   313 ;
                   314 ;
                   315 :
 0100
                   316
                               ORG
                                       0100H
                   317 TIMONT EQU
 FFFE
                                       -2
                   318 MFLGBY EQU
 001E
                                       1FH
 001D
                   319 MSAMCT EQU
                                       1DH
                    320 MTCKCT EQU
                                       1CH
 001C
                    321 /
                    322 ERRONT EQU
 0007
                                       R7
                    323 PATT EQU
                                       R6
 иния
                    324 ;
```

Figure 4 (continued)



```
LOC OBJ
                 SEQ
                              SOURCE STATEMENT
                   325 ;
                   326 ;
                   327 ;1 ERROR COUNT:=0
                   328 TEST: MOV
0100 BF00
                                       ERRCNT, #9
                   329 /1 REPEAT
                   338 TLOP
                   331 ; 2
                             PATTERN:=0
0102 BE00
                  332
                              MOY
                                       PATT, #00
                             INITIALIZE TIMER
                  333 / 2
0104 23FE
                  334
                               MOV
                                       A #TIMONT
0106 62
                  335
                               MOY
                                       ΤA
0107 55
                  376
                               STRT
0108 25
                   337
                               EN
                                       TCNTI
                  338 ±2
                             CLEAR FLAGBYTE
0109 B81E
                  339
                               MOV
                                       RO, #MFLGBY
010B B000
                   340
                               MOV
                                       eR9, #0
                  341 / 2
                             FLAG1=MARK
9100 A5
                   342
                               CLR
                                       F1
010E B5
                  343
                               CPL
                                       F1
                  344 ; 2
                            REPEAT
                  345 TILOP:
                  346 ; 3
                               IF TRANSMIT REQUEST FLAG=0 THEN
010F B81E
                  347
                               MOV
                                       RO, #MFLGBY
0111 F0
                  348
                                       A, ere
                              YCM
0112 B224
                  749
                               J85
                                       TREC
                  350 / 4
                                   NXTBYTE:=PATTERN
0114 B923
                  351
                                       R1. #MNXTBY
                               MOV
0116 FE
                  352
                               MOV
                                       A, PATT
0117 A1
                  353
                               MOV
                                       ers. A
                  354 ; 4
                                   TRANSMIT REQUEST FLAG=1
0118 35
                  355
                              DIS
                                       TONTI : LOCK OUT TIMER INTERRUPT
                  356
                                               ; SO THAT MUTUAL EXCLUSION IS MAINTHINED WHILE
                  357
                                               : THE FLAG BYTE IS BEING MODIFIED
0119 F0
                  358
                              MOY
                                       A, ero
011A 4320
                  359
                              ORL
                                       A. #TRRQFL
0110 A0
                  360
                               MOV
                                       ero, A
0110 25
                  361
                              EN
                                       TONTI
011E 1622
                  362
                               JTF
                                       TESTA
0120 2424
                  363
                               JMP
                                       TREC
0122 140A
                  364 TESTA:
                              CALL
                                       UART
                                               FIGHL UART BECAUSE TIMER OVERFLONED DURING LOCKOUT
                  365 / 3
                               ENDIE
                  366 / 3
                                IF DATA READY FLAG=1 THEN
                  367 TREC:
0124 F0
                  368
                               MOY
                                       A, ere
0125 37
                  369
                               CPL
                                       A
0126 7238
                  379
                               JB3
                                       TRECE
                  371 ; 4
                                   PATTERN: = OKDATA
0128 B920
                               MOV
                                       R1, #MOKDAT
                  372
012A F1
                  373
                               MOV
                                       A. 0R1
012B AE
                  374
                                       PATT, A
                               MOY
                  375 ; 4
                                  DATA READY FLAG:=8
012C 35
                  376
                              DIS
                                       TCNTI
                                               # LOCK OUT TIMER INTERRUPT
                  377
                                               ; 50 THAT MUTUAL EXCLUSION IS MAINTIANED WHILE
                  378
                                               ; THE FLAG BYTE IS BEING MODIFIED
012D F0
                  379
                               MOV
                                       A. ero
```

Figure 4 (continued)



```
SEQ
                             SOURCE STATEMENT
                                       A. #NOT DROYFL
012E 53F7
                   380
                               ANL
0130 A0
                   381
                               MOV
                                       eR0, A
                                       TONTI
0131 25
                   382
                               EN
                   383
                               JTF
                                       TEST8
0132 1636
0134 2438
                   384
                               JMP
                                       TRECE
                                               ; CALL WART IF TIMER OVERFLOWED DURING LOCKOUT
0136 140A
                   385 TEST8:
                               CALL
                                       UART
                   386 TRECE:
                                ENDIF
                   387 / 3
                   388 72
                             UNTIL ERROR FLAG OR OVERRUN FLAG
0138 F0
                   389
                               MOV
                                       A. 0R0
                                       A. #(OVRUN OR ERRFLG)
0139 5390
                   390
                               ANL
013B C60F
                   391
                               JZ
                                       TILOP
                   392 / 2
                             INCREMENT ERROR COUNT
013D 1F
                   393
                               INC
                                       ERRONT
                   394 /1 UNTIL FOREVER
013E 2402
                   395
                                       TLOP
                               JMP
                   396 ÷ E0F
                   397
                               END
USER SYMBOLS
                                                                                                          MDATA 0021
                                                                                           HARK
                                             ERRONT 0007
                                                            ERRFLG 0010
                                                                           FLGBYT 0006
                                                                                                 йййй
ATEMP 0007
               8YFNFL 0004
                              DRDYFL 0008
                              MOKDAT 0020
                                             MSAMCT 001D
                                                            MTCKCT 0010
                                                                            MXMTBY 0022
                                                                                           OMARK 0015
                                                                                                          OSPACE 0011
MFLGBY 001E
               MNXTBY 0023
                                                                            RCV030 0038
                                                                                           RCV040 0042
                                                                                                          kCV045 0054
               PATT 8996
                              RCV000 0017
                                             PCVR18 8824
                                                            RCV020 0033
OVELIN MASO
RCV050 0059
               RCV060 005F
                              RCY070 0061
                                             RCVFLG 0001
                                                            REG0
                                                                   0000
                                                                            RETURN 0097
                                                                                           SAMCTR 0005
                                                                                                          SPHCE FF7F
                                                                            TESTB 0136
                                                                                                          TIMENT FFFE
STPBTS 0000
               SYNFLG 0002
                              TCKCTR 0004
                                             TEST 0100
                                                            TESTA 0122
                                                                                           TILOP 010F
                                                                            TRROFL 0020
                                                                                                 ÜÜÜÜ
                                                                                                          XMI) 0064
TISR
      9997
               TLOP
                      0102
                              TREC 0124
                                             TRECE 0138
                                                            TRNGFL 0040
                                                                                           UART
                              XMT040 0086
XMT010 006E
               XMT020 007B
```

ASSEMBLY COMPLETE, NO ERRORS

Figure 4 (continued)

All mnemonics copyrighted © Intel Corporation 1979.

MULTIPLY ALGORITHMS

Most microcomputer programmers have at one time or another implemented a multiply routine as part of a larger program. The usual procedure is to find an algorithm that works and modify it to work on the machine being used. There is nothing wrong with this approach. If engineers felt that they had to reinvent the wheel every time a new design is undertaken, that's probably what most of us would be doing—designing wheels. If the efficiency of the multiply algorithm, either in terms

of code size or execution time is important, however, it is necessary to be reasonably familiar with the multiplication process so that appropriate optimizations for the machine being used can be made.

To understand how multiplication operates in the binary number system, consider the multiplication of two four bit operands A and B. The "ones and zeros" in A and B represent the coefficients of two polynomials. The operation $A\times B$ can be represented as the following multiplication of polynomials:

$$A3^*2^3$$
 + $A2^*2^2$ + $A1^*2^1$ + $A0^*2^0$
X $B3^*2^3$ + $B2^*2^2$ + $B1^*2^1$ + $B0^*2^0$

```
B0A3*2<sup>3</sup>
                                                                                           B0A2*22 +
                                                                                                              B0A1*21
                                                                                                                                   B0A0*20
                                               B1A3*24
                                                             +
                                                                   B1A2*23
                                                                                +
                                                                                       B1A1*2<sup>2</sup>
                                                                                                     +
                                                                                                            B1A0*21
                        B2A3*2<sup>5</sup>
                                            B2A2*24
                                                                B2A1*2<sup>3</sup>
                                                                                    B2A0*2<sup>2</sup>
                                                              B3A0*2<sup>3</sup>
+ B3A3*2<sup>6</sup> +
                      B3A2*2<sup>5</sup>
                                         B3A1*24
```



The sum of all these terms represents the product of A and B. The simplest multiply algorithm factors the above terms as follows:

```
A*B = B0*(A)*2^0 + B1*(A)*2^1 + B2*(A)*2^2 + B3*(A)*2^3
```

Since the coefficients of B (i.e., B0, B1, B2, and B3) can only take on the binary values of 1 or 0, the sum of the products can be formed by a series of simple adds and multiplications by two. The simplest implementation of this would be:

```
MULTIPLY:

PRODUCT = 0

IF B0 = 1 THEN PRODUCT: = PRODUCT + A

IF B1 = 1 THEN PRODUCT: = PRODUCT + 2*A

IF B2 = 1 THEN PRODUCT: = PRODUCT + 4*A

IF B3 = 1 THEN PRODUCT: = PRODUCT + 8*A

END MULTIPLY
```

In order to conserve memory, the above straight line code is normally converted to the following loop:

```
MULTIPLY:
PRODUCT:= 0
COUNT:= 4
REPEAT
IF B[0]= 1 THEN PRODUCT:= PRODUCT + A ENDIF
A:= 2*A
B:= B/2
COUNT:= COUNT - 1
UNTIL COUNT:= 0
END MULTIPLY
```

The repeated multiplication of A by two (which can be performed by a simple left shift) forms the terms 2*A, 4*A, and 8*A. The variable B is divided by two (performed by a simple right shift) so that the least significant bit can always be used to determine whether the addition should be executed during each pass through the loop. It is from these shifting and addition opera-

tions that the "shift and add" algorithm takes its common name.

The "shift and add" algorithm shown above has two areas where efficiency will be lost if implemented in the manner shown. The first problem is that the addition to the partial product is double precision relative to the two operands. The other problem, which is also related to double precision operations, is that the A operand is double precision and that it must be left shifted and then the B operand must be right shifted. An examination of the "longhand" polynomial multir ication will reveal that, although the partial product is indeed double precision, each addition performed is only single precision. It would be desirable to be able to shift the partial product as it is formed so that only single precision additions are performed. This would be especially true if the partial product could be shifted into the "B' operand since one bit of the partial product is formed during each pass through the loop and (happily) one bit of the "B" operand is vacated. To do this, however, it is necessary to modify the algorithm so that both of the shifts that occur are of the same type.

To see how this can be done one can take the basic multiplication equation already presented:

$$A*B = B0*(A*2^0) + B1*(A*2^1) + B2*(A*2^2) + B3*(A*2^3)$$

and factoring 24 from the right side:

$$\begin{array}{l} A^*B = 2^4 [B0^*(A^*2^{-4}) + B1^*(A^*2^{-3}) \\ + B2^*(A^*2^{-2}) + B3^*(A^*2^{-1})] \end{array}$$

This operation has resulted in a term (within the brackets) which can be formed by right shifts and adds and then multiplied by 2^4 to get the final result. The resulting algorithm, expanded to form an eight by eight multiplication, is shown in figure 5. Note that although the result is a full sixteen bits, the algorithm only performs eight bit additions and that only a single sixteen bit shift operation is involved. This has the effect of reducing both the code space and the execution time for the routine.

```
ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0
```

```
LOC OBJ
             SEQ
                       SOURCE STATEMENT
                1 $MACROFILE
                2 $INCLUDE(:F1:MPY8.HED)
               4 ; *
                5 ;*
               6 :*
             =
               7 ; *==:
                8 ;*
                        THIS UTILITY PROVIDES AN 8 BY 8 UNSIGNED MULTIPLY
               9;*
             = 10 ;*
                        AT ENTRY
               11 :*
                         A = LOWER EIGHT BITS OF DESTINATION OPERAND
                         XA= DON/T CARE
             = 12 ;*
                         R1= POINTER TO SOURCE OPERAND (MULTIPLIER) IN INTERNAL MEMEORY
             = 13 ;*
                                     Figure 5
```



```
SEQ
                        SOURCE STATEMENT
              = 14;*
              = 15 ;*
                           AT EXIT:
              = 16 ;*
                            A = LOWER EIGHT BITS OF RESULT
                            XA= UPPER EIGHT BITS OF RESULT
              = 17 ;*
              = 18 ;*
                            C = SET IF OVERFLOW ELSE CLEARED
              = 19 ;*
              21 /
                 22 ;
                23 $INCLUDE(:F1:MPY8.PDL)
              = 24 ;1 MPY8X8
              = 25 /1 MULTIFLICAND[15-8]:=0
                 26 /1 COUNT.≃8
              = 27 /1 REPEAT
              = 28 ;2
                         IF MULTIPLICANDE 0 ]=0 THEN BEGIN
                29 - 3
                            MULTIPLICAND = MULTIPLICAND/2
                30 / 2
                            MULTIPLICAND(15-8].=MULTIPLICAND(15-8]+MULTIPLIER
              = 31 /3
                 32 / 3
                            MULTIPLICANO:=MULTIPLICAND/2
                33 ) 2
                         ENDIF
              = 34 ;2
                        COUNT .=COUNT-1
              = 35 :1 UNTIL COUNT=0
                35 :1 END MPY8X8
                 28 : EQUATES
                 39 : ======
                 49 ;
9992
                 41 XR
                           EQU
                                  R2
0003
                 42 COUNT
                           EOU
                                  R3
                 43 IONT
0004
                           EQU
                                   R4
                 44 ;
0003
                 45 DIGPR
                           EQU
                 46 :
                 47 $EJECT
                 48 $INCLUDE(:F1:MPY8)
              = 49 ;1 MPY8X8:
              = 50 MFY8X8:
              = 51 ;1 MULTIPLICAND[15-81:=0
0000 BA00
              = 52
                           MOV
                                   XA, #00
              = 53 +1 COUNT:=8
0002 BB08
              = 54
                           MOV
                                   COUNT, #8
              = 55 /1 REPEAT
              = 56 MPY8LP
              = 57 ;2
                        1F MULTIPLICAND[0]=0 THEN BEGIN
                            JB0
0004 120E
              = 58
                                   MPYSA
                            MULTIPLICAND:=MULTIPLICAND/2
              = 59 / 3
                            XCH
                                   A. XA
              = 60
AAA6 28
0007-97
              = 61
                            CLR
                                   e
9998 67
              = 62
                            RRC
                                   A
                            XCH
                                   R-X<del>B</del>
0009 28
               = 63
               = 64
                            RRC
900A 67
                                   COUNT: MPYSLP
000B EB04
               = 65
                            \mathsf{DJNZ}
               = 66
                            RET
0000 83
               = 67 /2
                         ELSE
```

Figure 5 (continued)



```
SOURCE STATEMENT
 L00 083
                  SE0
                 = 68 MPY8A
                    69:3
                                MULTIPLICAND(15-8):=MULTIPLICAND(15-8)+MULTIPLIER
 000E 2A
                    79
                               XCH
                                       A. XA
 ARRE 61
                 = 71
                                       A. PR1
                               ADD
 0010 67
                    72
                               RRC
                                       B
 8011 2B
                    73
                               XCH
                                       A, XA
                 =
                    74
                               REC
 9912 67
 0013 EB04
                 Ξ
                    75
                               DJNZ
                                       COUNT, MPYSLP
 0015 83
                 = 76
                               RET
                 = 77 /3
                                MULTIPLICAND:=MULTIPLICAND/2
                    78 : 2
                             ENDIF
                             COUNT := COUNT-1
                 = 79 (2)
                 = 80 :1 UNTIL COUNT=0
                 = 81 31 END MPYSX8
                    82 FMD
USER SYMBOLS
COUNT 0003
              DIGPR 0003
                             TONT 8994
                                            MPYSB 000E
                                                          MEYSLE 0004
                                                                         MPY8X8 UUUU
                                                                                        ΧĤ
                                                                                               9992
ASSEMBLY COMPLETE: NO ERRORS
```

DIVIDE ALGORITHMS

In order to understand binary division a four bit operation will again be used as an example. The following algorithm will perform a four by four division:

```
DIVIDE:
 IF 16*DIVISOR> = DIVIDEND THEN
   SET OVERFLOW ERROR FLAG
  FLSE
   IF 8*DIVISOR> = DIVIDEND THEN
     QUOTIENT[3]: = 1
     DIVIDEND: = DIVIDEND - 8*DIVISOR
    ELSE
     QUOTIENT[3] := 0
   ENDIF
    IF 4*DIVISOR> = DIVIDEND THEN
     QUOTIENT[2]: = 1
      DIVIDEND: = DIVIDEND - 4*DIVISOR
    ELSE
     QUOTIENT[2]: = 0
    ENDIF
    IF 2*DIVISOR> = DIVIDEND THEN
      QUOTIENT[1]: = 1
      DIVIDEND: = DIVIDEND - 2*DIVISOR
    ELSE
     QUOTIENT[1]: = 0
    ENDIF
    IF 1*DIVISOR> = DIVIDEND THEN
      QUOTIENT[0]: = 1
      DIVIDEND: = DIVIDEND - 1*DIVISOR
    ELSE
     QUOTIENT[0]: = 0
    ENDIF
  ENDIF
END DIVIDE
```

The algorithm is easy to understand. The first test asks if the division will fit into the dividend sixteen times. If it will, the quotient cannot be expressed in only four bits so an overflow error flag is set and the divide algorithm ends. The algorithm then proceeds to determine if eight times the divisor fits, four times, etc. After each test it either sets or clears the appropriate quotient bit and modifies the dividend. To see this algorithm in action, consider the division of 15 by 5:

00001111	(15)
- 01010000	(16*5)
	Doesn't fit-no overflow
00001111	(15)
- 00101000	(8*5)
	Doesn't fit— $Q[3] = 0$
00001111	·(15)
- 00010100	(4*5)
	Doesn't fit— $Q[2] = 0$
00001111	(15)
- 00001010	(2*5)
00000101	Fits - Q[1] = 1
00000101	(15-2*5)
- 00000101	(1*5)
00000000	Fits - Q[0] = 1

The result is Q = 0011 which is the binary equivalent of 3—the correct answer. Clearly this algorithm can (and has been) converted to a loop and used to perform divisions. An examination of the procedure, however, will show that it has the same problems as the original multiply algorithm.



The first problem is that double precision operations are involved with both the comparison of the division with the dividend and the conditional subtraction. The second problem is that as the quotient bits are derived they must be shifted into a register. In order to reduce the register requirements, it would be desirable to shift them into the divisor register as they are generated since the divisor register gets shifted anyway. Unfortunately the quotient bits are derived most significant bits first so doing this will form a mirror image of the quotient—not very useful.

Both of these problems can be solved by observing that the algorithm presented for divide will still work if both sides of all the "equations" involving the dividend are divided by sixteen. The looping algorithm then would proceed as follows:

```
DIVIDE:
 QUOTIENT: = 0
 COUNT: = 4
 DIVIDEND: = DIVIDEND/16
 IF DIVISOR> = DIVIDEND THEN
 OVERFLOW FLAG: = 1
 ELSE
  REPEAT
  DIVIDEND: = DIVIDEND*2
   QUOTIENT: = QUOTIENT*2
   IF DIVISOR> = DIVIDEND THEN
    QUOTIENT: = QUOTIENT + 1/*SET QUOTIENT[0]*/
    DIVIDEND: = DIVIDEND - DIVISOR
   ENDIF
   COUNT: = COUNT - 1
  UNTIL COUNT = 0
 ENDIF
END DIVIDE
```

When this algorithm is implemented on a computer which does not have a direct compare instruction the comparison is done by subtraction and the inner loop of the algorithm is modified as follows:

```
REPEAT
DIVIDEND: = DIVIDEND*2
QUOTIENT: = QUOTIENT*2
DIVIDEND: = DIVIDEND - DIVISOR
IF BORROW = 0 THEN
QUOTIENT: = QUOTIENT + 1
ELSE
DIVIDEND: = DIVIDEND + DIVISOR
ENDIF
COUNT: = COUNT - 1
UNTIL COUNT = 0
```

An implementation of this algorithm using the 8049 instruction set is shown in figure 6. This routine does an unsigned divide of a 16 bit quantity by an eight bit quantity. Since the multiply algorithm of figure 5 generates a 16 bit result from the multiplication of two eight bit operands, these two routines complement each other and can be used as part of more complex computations.

ISIS-II MOS-48/UPI-41 MACRO ASSEMBLER, V2.0

```
L00 08J
             SEQ
                      SOURCE STATEMENT
               1 $MACROETLE
               2 #INCLUDE(:F1:DIV16.HED)
               ? , *******************************
            =
               4 : *
               5 :*
               6 ;*
            =
               8;*
               91;*
                       THIS UTILITY PROVIDES AN 16 BY 8 UNSIGNED DIVIDE
                       AT ENTRY:
            = 10 ;*
              11 ;*
                        A = LOWER EIGHT BITS OF DESTINATION OPERAND
                        MR= UPPER EIGHT BITS OF DIVIDEND
            = 12 ;*
                        R1= POINTER TO DIVISOR IN INTERNAL MEMORY
            = 17 :*
              14 : *
              15 : *
                        A = LOWER EIGHT BITS OF RESULT
            = 16 ;*
              17 ;*
                        XA= REMAINDER
```

Figure 6



```
SOURCE STATEMENT
LOC OBJ
               SE0
                = 18 ; *
                              C = SET IF OVERFLOW ELSE CLEARED
                = 19 ; *
                21 ;
                  22 :
                  23 #INCLUDE(:F1:DIV16 PDL)
                = 24 :1 DIV16
                = 25 :1 COUNT:=8
                = 26 :1 DIVIDEND(15-81;=DIVIDEND(15-81-DIVISOR
                  27 31 IF BORROW=0 THEN /* IT FITS*/
                = 28 :2 SET OVERFLOW FLAG
                = 29 :1 ELSE
                  30 : 2
                          RESTORE DIVIDEND
                  31 ± 2
                          PEPERT
                = 32,3
                             DIVIDEND:=DIVIDEND*2
                  33 : 3
                             OUGTIENT: =000TIENT*2
                  34 + 3
                             DIVIDENDE15-81:=DIVIDENDE15-81-DIVISOP
                = 35 ; 3
                             IF BORROW=1 THEN
                  36 : 4
                               RESTORE DIVIDEND
                = 27 :3
                             ELSE
                = 38 ; 4
                               QUOTIENTE 0 1. =1
                  29 (3
                             ENDIF
                             COUNT := COUNT-1
                = 40 :3
                = 41 :2
                          UNTIL COUNT=0
                = 42 / 2
                          CLEAR OVERFLOW FLAG
                = 43 :1 ENDIF
                = 44 /1 ENDOTYIDE
                  45 :
                  46 / EQUATES
                  47 , ======
                  48 :
 9992
                  49 X8
                            EQU
                                   R2
                  50 COUNT EQU
 0003
                                   R3
                  51
                  52 $EJECT
                  53 #INCLUDE(:F1:DIV16)
               = 54 .1 DIV16:
                                         FROUTINE WORKS MOSTLY WITH BITS 15-8
 0000 2A
               = 55 DIV16: XCH
                                   A, XA
               = 56 /1 COUNT:=8
                            MOV
                                   COUNT: #3
 0001 8808
               = 57
               = 58 -1 DIVIDEND(15-8]:=DIVIDEND(15-8]-DIVISOR
 0003 37
               = 59
                            CPL
                                   Ĥ
                                   A. 0R1
 8004 61
               = 60
                            ADO
 0005 37
                            CPL
               = 61
                                   Ĥ
                  62 ;1 1F 80RROW=0 THEN /* IT FITS*/
 0006 F60B
               = 63
                            JO
                                  DIVIA
                          SET OVERFLOW FLAG
               = 64 :2
                = 65
                            CPL
 9998 47
                                   DIVIB
                = 66
                            JMP
 0009 0424
               = 67 /1 SUSE
                = 68 BIVIA:
               = 69 -2
                          RESTORE DIVIDEND
                            ADD
                                   A. 0R1
 000B 61
               = 70
                = 71 2
                          REPEAT
               = 72 DIVILP:
                             DIVIDEND:=DIVIDEND*2
                = 73 - 3
```

Figure 6 (continued)
All mnemonics copyrighted © Intel Corporation 1979.



```
SEQ
                              SOURCE STATEMENT
                    74 ; 3
                                QUOTIENT =QUOTIENT*2
  000C 97
                 = 75
                               CLR
  660D 2A
                 = 76
                               XCH
                                       A, XA
  000E #7
                 = 77
                               PLC
                                       Ĥ
  000F 28
                 = 78
                               XCH
                                       A, XB
  8618 F7
                 = 79
                               RLC
  8011 E618
                 = 80
                               JNC:
                                       DIVIE
 0013 37
                 = 81
                               CPL
  9914 61
                 = 82
                               ADD
                                       A, 8R1
  0015 37
                 = 97
                               CPI
 0016 0420
                 = 84
                                JMP
                                       DIVIC
                 = 85 - 7
                                DIVIDENDE 15-81: =DIVIDENDE 15-81-DIVISOR
 8918 37
                 = 86 DIVIE:
                               CPL
 0019 61
                 = 87
                               ADD:
                                       A. OR1
 001A 37
                 = 88
                               CPL
                                       Ĥ
                 = 89 3
                                IF EORROW=1 THEN
 0018 E620
                    90
                               JNC
                                       DIVIC
                   91 : 4
                                   RESTORE DIVIDEND
 0010/61
                 = 92
                               OOH
                                       8,881
 001E 0421
                    93
                               MF
                                       DIVID
                 = 94 ; 3
                                ELSE
                 = 95 DIVIC
                 = 96 :4
                                   QUOTIENT[0].=1
 0020 1A
                 = 97
                               INC
                 = 38 : 3
                                ENDIF
                 = 99:3
                                COUNT =COUNT-1
                 = 100 / 2
                             UNTIL COUNT=0
 0021 EB0C
                 = 101 DIVID: DUNZ COUNT, DIVILE
                             CLEAR OMERFLOW FLAG
                 = 102 : 2
 0023 97
                 = 103
                               CLR
                                       Ü
                 = 184 .1 ENDIF
                 = 105 :1 ENDDIVIDE
  0024 28
                 = 106 DIVIB. XCH
                                       8, 88
 0025 83
                 = 107
                               RET
                   108 END
USER SYMBOLS
COUNT 0003
              DIV16 0000
                             D1VIA 000B
                                            DIVIB 0024
                                                           DIVIC 0020
                                                                         DIVID 0021
                                                                                       DIVIE 0018
                                                                                                       DIVILE 9990
      9992
ASSEMBLY COMPLETE, NO ERRORS
```

Figure 6 (continued)

All mnemonics copyrighted © Intel Corporation 1979.

BINARY AND BCD CONVERSIONS

The conversion of a binary value to a BCD (binary coded decimal) number can be done with a very straightforward algorithm:

CONVERT_TO_BCD:
BCDACCUM: = 0
COUNT: = PRECISION
REPEAT
BIN: = BIN * 2
BCD: = BCD * 2 + CARRY
COUNT: = COUNT - 1
UNTIL COUNT = 0
END CONVERT_TO_BCD

The variable BCDACCUM is a BCD string used to accumulate the result; the variable BIN is the binary number to be converted. PRECISION is a constant which gives the length, in binary bits of BIN. To see how this works, assume that BIN is a sixteen bit value with the most significant bit set. On the first pass through the loop the multiplication of BIN will result in a carry and this carry will be added to BCD. On the remaining passes through the loop BCD will be multiplied by two 15 times. The initial carry into BCD will be multiplied by 2¹⁵ or 32678, which is the "value" of the most significant bit of BIN. The process repeats with each bit of BIN being introduced to BCDACCUM and then being scaled up on successive passes through the loop. Figure 7 shows the implementation of this algorithm for the 8049.



ISIS-11 MCS-48/UPI-41 MACRO ASSEMBLER, V2.0

```
1,00 OBJ
             SEQ
                      SOURCE STATEMENT
               1 #MACROFILE
               2 $INCLUDE(:F1:CONBCD HED)
               4 ;≉
               5 :*
                       CONBCD
               6 ;*
               = 8;*
            = 9:*
                       THIS UTILITY CONVERTS A 16 BIT BINARY VALUE TO BCD
            = 10 .*
                       AT ENTRY
                        A = LOWER EIGHT BITS OF BINARY VALUE
            = 11 ;*
                        XA= UPPER EIGHT BITS OF BINARY VALUE
            = 12 ;*
            = 13 :*
                        RO= POINTER TO A FACKED BOD STRING
            = 14 ;*
            = 15 :*
                       AT EXIT
                        A = UNDEFINED
            = 16 ;*
            = 17 /*
                        XA= UNDEFINED
            = 18 :*
                        C = SET IF OVERFLOW ELSE CLEARED
            = 19;*
              21 🗼
               22 .
               23 $INCLUDE(:F1:CONSCD. PDL)
            = 24 :1 CONVERT_TO_BCD
            = 25 /1 BCDACC:=0
               26 /1 COUNT =16
            = 27 1 REPEAT
            = 28 :2
                     BIN:=BIN*2
               29 : 2
                     BCD:=BCD*2+CARRY
                    IF CARRY FROM BODACC GOTO ERROR EXIT
            = 30 /2
            = 31 ; 2 COUNT:=COUNT-1
              32 /1 UNTIL COUNT=0
            = 33 :1 END CONVERT_TO_BCD
               34 ;
               35 : EQUATES
               36 ======
               37 :
               38 XA
                       600
9992
                             R2
0003
               39 COUNT
                      EQU
                             R3
               40 ICNT
 9994
                       EQU
                             k4
               41 ;
 0003
               42 DIGPR EQU
               43 :
               44 $EJECT
               45 $INCLUDE(:F1:CONBCD)
             = 46
             = 47 TEMP1 SET
             = 48;
             = 49 /1 CONVERT_TO_BCD
             = 50 CNBC5
             = 51 ;1 BCDACC =0
 0000 28
             = 52
                       XCH
                             A, R0
```

Figure 7



```
5E0
                            SOURCE STRITEMENT
 0001 89
                = 53
                             MOV
                                     R1. A
                = 54
                                     A, 20
 9992 28
                             XCH
                                     ICNT, #DIGFR
 0003 8003
                = 55
                             M(t)^{1/2}
 8885 8188
                = 56 BCDCCP MOV
                                    9R1, #89
 0007 19
                = 57
                             INC
 9998 EC95
                = 58
                             DJNZ
                                    IONT, BODGOA
                = 59 :1 COUNT:=16
 900A 8510
                = 50
                                    00UNT: #16
                             MOV
                = 61 -1 PEPERT
                = 62 BCDCOB.
                = 43 42 BIN:=BIN#2
 0000 97
                = 64
                             CLP
                                    ē
 0000 F?
                × 65
                             RLC
                                     ĥ
 000E 28
                = 66
                             XCH
                                     A, XA
 900F F7
                = 67
                             RLC
                                    А
                = 68
 0010 CA
                             XCH
                                     A.XB
                = 69 (2
                           ECD:=BCD*2+CRPRY
 0011 28
                = 79
                             XCH
                                     A, R0
                = 71
 0012 R9
                             MOV
                                     R1. A
                = 72
 0013 28
                             XCH
                                    8. R8
 0014 BC03
                = 73
                                     IONT, #DIGPR
                             MOV
 0016 AD
                = 74
                             MOV
                                    TEMP1. A
 0017 F1
                = 75 80000
                                    A- 9R1
                            MOV
                = 76
 0018 71
                             HDDC
                                    A. 9R1
 9019 57
                = 77
                             DB
                                    Α
 001A A1
                = 78
                             MOV
                                    erl A
 0018 19
                = 79
                             INC
                                     R1
                                    TONT, BODGO
 9010 E017
                = 89
                             DINZ
                = 81
 001E FD
                             1404
                                    A. TEMP1
                = 82 ;2 IF CARRY FROM BCDACC GOTO ERROR EXIT
 001F F624
                = 83
                             JC
                                    BCDCGD
                = 84 /2 COUNT =COUNT-1
                = 85 :1 UNTIL COUNT=0
 0021 EB00
                = 86
                            D JNZ
                                   COUNT, BCDCOB
 0023 97
                             CLR
                                     C
                                           : CLEAR CARRY TO INDICATE NORMAL TERMINATION
                = 88 :1 END CONVERT_TO_BCD
 0024 83
                = 89 BCDCOD RET
                   90 END
USER SYMBOLS
BCDC0A 8885
             80000B 0000
                           8CDC0D 0024 8CD0C 0017
                                                       CNBCD 0000
                                                                    COUNT 0003
                                                                                   DIGPR 0003
                                                                                                 IUNT 0094
TEMP1 0005
                    0002
             XB
ASSEMBLY COMPLETE, NO ERRORS
```

Figure 7 (continued)



The conversion of a BCD value to binary is essentially the same process as converting a binary value to BCD.

```
CONVERT_TO_BINARY
BIN:= 0
COUNT:= DIGNO
REPEAT
BCDACCUM:= BCDACCUM * 10
BIN:= 10 * BIN + CARRY DIGIT
COUNT:= COUNT - 1
UNTIL COUNT = 0
END CONVERT_TO_BINARY
```

The only complexity is the two multiplications by ten. The BCDACCUM can be multiplied by ten by shifting it left four places (one digit). The variable BIN could be multiplied using the multiply algorithm already discussed, but it is usually more efficient to do this by mak-

ing the following substitution:

```
BIN = 10 * BIN = (2) * (5) * (BIN) = 2 * (2 * 2 + 1) * BIN
```

This implies that the value 10 * BIN can be generated by saving the value of BIN and then shifting BIN two places left. After this the original value of BIN can be added to the new value of BIN (forming 5 * BIN) and then BIN can be multiplied by two. It is often possible to implement the multiplication of a value by a constant by using such techniques. Figure 8 shows an 8049 routine which converts BCD values to binary. This routine differs slightly from the algorithm above in that the BCD digits are read, and converted to binary, two digits at a time. Protection has also been added to detect BCD operands which, if converted, would yield binary values beyond the range of the result.

ISIS-I! MCS-48/UPI-41 MACRO ASSEMBLER, V2.0

```
LOC OBJ
            SED
                      SOURCE STATEMENT
               1 $MHCROFILE
               2 $INCLUDE( F1:CONBIN HED)
              4 : *
              5 ;*
              6 ;*
              8 ; *
            = 9;*
                      THIS UTILITY CONVERTS A 6 DIGIT BCD VALUE TO BINARY
            = 10 ,*
                      AT ENTRY
            = 11 :*
                        RO= POINTER TO A PACKED BCD STRING
            = 12 :*
            = 13 ;*
                      AT EXIT:
                        A = LOWER EIGHT BITS OF THE BINARY RESULT
            = 14;*
            = 15 :*
                        XR= UPPER EIGHT BITS OF THE BINARY RESULT
                        C = SET IF OVERFLOW ELSE CLEARED
            = 16 :*
            = 17 :*
            = 18 ; ****************************
              19 ;
              29
              21 $INCLUDE( F1: CONBIN. PDL)
              22 3
            = 23 ;
            = 24 ;1 CONVERT_TO_BINARY
            = 25 ;1 POINTER0:=POINTER0+DIGITPAIR-1
            = 26 ;1 COUNT:=DIGITPAIR
            = 27 ;1 BIN:=0
            = 28 :1 REPERT
            = 29:2
                     BIN:=BIN*10
                     BIN:=BIN+MEM(R0)[7-4]
            = 30;2
            = 31 32
                     BIN =BIN*10
              32 ; 2
                     BIN .=BIN+MEM(RO)[3-0]
```



```
LOC OBJ
                 SEQ
                            SOURCE STATEMENT
                = 33 +2
                            POINTER0:=POINTER0-1
                = 34 -2 COUNT:=COUNT-1
                = 35 -1 UNTIL COUNT=0
                 = 36 +1 END CONVERT_TO_BINARY
                   37 ;
                    38 : EQUATES
                   39 . ======
                   48 :
0002
                   41 88
                                      R2
0003
                   42 COUNT
                              EQU
                                      R3
0004
                   43 ICNT
                                      R4
                              EQU
                   44 :
                   45 DIGPR
0003
                             EQU
                                      3
                   46 :
                   47 $EJECT
                   48 $INCLUDE( F1:CONBIN)
                   49 /
0005
                =
                   50 TEMP1 SET
0006
                   51 TEMP2
                             SET
                   52
                   53 ; 1 CONVERT_TO_BINARY
                =
                   54 CONBIN:
                   55 31 POINTER0:=POINTER0+DIGITPAIR-1
                =
0000 F8
                =
                   56
                              MOV
                                      A, RØ
0001 0302
                =
                   57
                              ADD
                                      A. #D1GPR-1
                   58
89 £999
                =
                              MOV
                                      80. A
                = 59 ;1 COUNT:=DIGITPAIR
0004 BB03
                = 60
                              MOV
                                      COUNT, #DIGPR
                =
                   61 :1 BIN =0
 0006 27
                              CLR
 0007 RA
                = 63
                                      38. A
                              MOY
                = 64 +1 REPERT
                 = 65 CONBLP:
                 = 66 ;2
                            BIN:=BIN*10
 0008 1428
                 = 67
                              CALL
                                      CONB19
 000A F62A
                 = 68
                              JC
                                      CONBER
                   69:12
                             BIN.=BIN+MEM(R0)[7-4]
 000C AD
                 = 70
                              MOA
                                      TEMP1. A
 000D F0
                 = 71
                               MOV
                                      A, ero
 000E 47
                 = 72
                              SUAP
                                      Ĥ
 000F 530F
                   73
                              ANL
                                      A, #UFH
 0011 6D
                 = 74
                              ADD
                                      A, TEMP1
 0012 2A
                 =
                   75
                              XCH
                                      A, XA
 0013 1300
                   76
                              ADDC
                                      A. #00
 0015 2A
                 = 77
                              XCH
                                      A. X8
 0016 F62A
                 = 78
                               JC.
                                      CONBER
                    79 / 2
                             BIN.=BIN*10
                 = 80
                              CALL
 0018 142B
                                      CONB10
 001A F62A
                 = 81
                                       CONBER
                   82:2
                             BIN =BIN+MEM(R0)[3-0]
                 = 83
 0010 AD
                              MOV
                                      TEMP1, A
 001D F0
                               MOY
                                      A. @RØ
 001E 530F
                 = 85
                               ANL
                                      A, #0FH
                               ADD
                                       A, TEMP1
 0020 6D
                 = 86
 0021 2A
                    87
                               XCH
                                       \theta_{\ell} \, X \theta
```



```
LOC 08J
                SEQ
                           SOURCE STATEMENT
                                     A, #00
 0022 1300
                = 88
                             ADDC
 0024 2A
                = 89
                             XCH
                                     A, XA
                                     CONSER
                = 90
                             JC
 9925 F62A
                = 91 ;2 POINTER0:=POINTER0-1
 9927 C8
                = 92
                             DEC
                = 93 :2 COUNT:=COUNT-1
                =
                   94 /1 UNTIL COUNT=0
                             DUNZ COUNT, CONBLP
 0028 EB08
                ≈ 95
                = 96 /1 END CONVERT_TO_BINARY
 002A 83
                = 97 COMBER: MET
                = 98 $EJECT
                = 99
                = 100
                = 101 +
                              UTILITY TO MULTIPLY BIN BY 10
                = 102 /
                             CARRY WILL BE SET IF OVERFLOW OCCURS
                = 103
                = 104 CONB10. MOV
                                     TEMP1 (A ) SAVE A
 992B AD
 9920 2H
                = 105
                                     RUXA - 3 SAVE XA
                              XCH
 002D AE
                = 106
                              MOV
                                     TEMP2, A
 002E 2A
                = 107
                                     A, XA
                              XCH
                = 108 ;
 992F 97
                = 109
                              CLR
                                     C
 0030 F7
                = 110
                                             # BIN:=BIN+2
                              RLC
                                     A
 0031 2A
                = 111
                              XCH
                                     A, XA
 0032 F7
                = 112
                              RLC
 0033 28
                = 113
                              XCH
                                     ALXA
 0034 F646
                = 114
                              JC
                                     CONB1E : ERROR ON OVERFLOW
                = 115
                              RLC
 9036 F7
                = 116
                                     Ĥ
                                             ; BIN:=BIN#4
 9937 2A
                = 117
                              XCH
                                     A. XA
 0038 F7
                = 118
                              RLC
                = 119
                                     A, XR
 9939 2R
                              XCR
 003H F646
                = 120
                              JC
                                     CONB1E ; ERROR ON OVERFLOW
                = 121
 0030 60
                = 122
                              ADD
                                     A. TEMP1 : BIN:=BIN*5
 0030 2A
                = 123
                              XCH
                                     A, YA
                                     A. TEMP2
 003E 7E
                = 124
                              ADDC
 003F 2A
                = 125
                              XCH
                                     A.XB
 0040 F646
                = 126
                                     CONB1E / ERROR ON OVERFLOW
                              JC
                = 127 :
 0042 F7
                = 128
                              RLU
                                     Ĥ
                                             # BIN:=BIN*10
 0043 2R
                 = 129
                              XCH
                                     A, XA
 0044 F7
                 = 130
                              RLC
 8845 2R
                 = 131
                              XCH
                                     A, XA
                = 132 /
                 = 133 CONB1E: RET
 0046 83
                 = 134
                 = 135
                  136 END
USER SYMBOLS
                                                                      COUNT 0003 DIGPR 0003 1CNT 0004
COMB10 002B
              CONB1E 0046
                            CONBER 002A
                                          COMBIN 0000
                                                         CONBLP 0008
TEMP1 0005
             TEMP2 0006
                                   0002
                            ΧA
ASSEMBLY COMPLETE, NO ERRORS
```



CONCLUSION

The design goals of the full duplex serial communications software were realized; if transmission and reception are occurring concurrently, only 42 percent of the real time available to the 8049 will be consumed by the serial link. This implies that an 8049 running full duplex serial I/O will still outperform earlier members of the family running without the serial I/O requirement. It is also possible to run this program in an 8048 or 8748 at 1200 baud with the same 42 percent CPU utilization.

The execution times for the other routines that have been discussed have been summarized in Table 1. All of these routines were written to maintain maximum useability rather than minimum code size or execution time. The resulting execution times and code size are therefore what the user can expect to see in a real application. The results that were obtained clearly show the efficiency and speed of the 8049. The equivalent times for the 8048 are also shown. It is clear that the 8049 represents a substantial performance advantage over the 8048. Considering, in most applications, that the 8048 is

the highest performance microcomputer available to date, the performance advantage of the 8049 should allow the cost benefits of a single chip microcomputer to be realized in many applications which up until now have required too much "computer power" for a single chip approach.

EXECUTION TIME (MICROSECONDS)

	BYTES	8049	8048
MPY8	21	109	200
DIV 16	37	183 MIN 204 MAX	335 MIN 375 MAX
CONBCD	36	733	1348
CONBIN	70	388	713

Table 1. Program Performance