

Digital Logic

COMP311 Connor McMahon

Announcements

- Lab 0 due tomorrow
- Homework 1 released tomorrow, due next Thursday


Transistor Count

- Reduces
 - Delay from input to output
 - The area of the circuit
 - Power consumption
 - The cost of the circuit

Logically Equivalent Circuits


- For any input, they will produce the same output
- In other words, their truth tables are equivalent

Inverters




Any even number of inverters chained together is logically equivalent to having no inverters

Inverters




Any odd number of inverters chained together is logically equivalent to having one inverter


Bubble is Logically Equivalent to Inverter



8 transistors

NAND







A	В	Y
0	0	1
0	1	1
1	0	1
1	1	0

A	В	Y
0	0	
0	1	
1	0	
1	1	

NAND







A	В	Y
0	0	1
0	1	1
1	0	1
1	1	0


A	В	Y
0	0	1
0	1	1
1	0	1
1	1	0

Bubble is Logically Equivalent to Inverter



NOR







A	В	Y
0	0	1
0	1	0
1	0	0
1	1	0

A	В	Y
0	0	
0	1	
1	0	
1	1	

NOR








A	В	Y
0	0	1
0	1	0
1	0	0
1	1	0


A	В	Y
0	0	1
0	1	0
1	0	0
1	1	0


Minimize the number of transistors in this circuit by implementing it using only NAND gates and inverters.






















Original Transistor Count: 14 Final Transistor Count: 8
























Original Transistor Count: 12 Final Transistor Count: 6


Minimize the number of transistors in this circuit by implementing it using only NOR gates and inverters.
































Original Transistor Count: 18 Final Transistor Count: 8


Minimize the number of transistors in this circuit by implementing it using only NOR gates and inverters. Compare the number of transistors in the original circuit and the new circuit.









































Original Transistor Count: 18 Final Transistor Count: 12














Minimize the number of transistors in this circuit by implementing it using only NAND gates and inverters. Compare the number of transistors in the original circuit and the new circuit.




Original Transistor Count: 32

Final Transistor Count: 24



Minimize the number of transistors in this circuit by implementing it using only NAND gates and inverters. Compare the number of transistors in the original circuit and the new circuit.




Original Transistor Count: 32

Final Transistor Count: 24


Gates with more than 2 inputs

3-input AND




A	В	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

3-input OR




A	В	С	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

3-input NAND




A	В	С	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

3-input NOR




A	В	С	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

3-input XOR



A	В	С	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

3-input XNOR



A	В	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0