


- \* OpenGL** — Open Graphics Library (Implementation of graphics API) → OpenGL → OpenGL ES
- \* Vector graphics** → images represented as mathematical function  
**Raster** → images as grid / pixels.
- \* 3 types of geometric pattern** → the way of drawing with memory by vertices vertices set of drawings problem
  - ① Points
  - ② Lines
  - ③ Polygon
- \* glut32.dll** → system folder
  - " .lib → codeblocks/Mingw/include
  - glut.h → " glut32.dll/include/GL
- \* glVertex3f( ~ )**
  - parameter
- belong to GL function library name**
- no. of components**
- data type** → float so it's → about Matrixing
- draw individual point** → draw a line → series of connected line → segment added between first and last → simple convex polygon
- \* GL\_POINTS** → draw individual point → draw a line → series of connected line → segment added between first and last → simple convex polygon
- \* LINES** → draw a line → draw a line → draw a line
- \* LINE\_STRIP** → series of connected line → series of connected line → series of connected line
- \* LINE\_LOOP** → segment added between first and last → segment added between first and last → segment added between first and last
- \* POLYGON** → simple convex polygon → 
- \* TRIANGLES** → draw triangle → draw triangle → draw triangle → draw triangle
- \* STRIP** → linked triangle → linked triangle → linked triangle
- \* FAN** → linked fan of triangles → linked fan of triangles → linked fan of triangles
- \* QUADS** → quadruplet of vertices

glutInit() — initialize the GLUT library and negotiate a session with window system.

glBegin() — glEnd() — geometric primitives (points, lines, triangles) can be specified by a list of vertex data between these two.

glFlush() — empties all command in these buffers and forces all pending commands to be executed.

### Event

Keyboard

mouse

### OpenGL

glutKeyboardFunc

|| Mouse Func

glMatrixMode() — specifies which matrix is the target

glLoadIdentity() — replaces the current matrix with Identity matrix

glOrtho2D() — define a 2D orthographic projection matrix

glClearColor() — specifies red, green, blue values for clearing the buffer

glClear() — sets the bit area selected by glClearColor.

glutInitDisplayMode() — create top level window.

GLUT\_SINGLE — single buffered window

GLUT\_RGBA — RGBA window mode.

negative x and y values — negative y

### DDA Line Algo.

incremental scan-conversion method

if  $|m| < 1$ ,  $\Delta x = 1$ ,  $y_{i+1} = y_i + m$ ; setline(x, round(y)),  
else  $|m| > 1$ ,  $\Delta y = 1$ ,  $x_{i+1} = x_i + 1/m$ ; setline(round(x), y);

add one to integer part → round(x) + 1

Code —  $d_x = x_2 - x_1$ ,  $d_y = y_2 - y_1$

$abs(dx) > abs(dy) \Rightarrow inc = d_x$  else  $inc = d_y$ .

$$\sin^2 \frac{dx}{inc} \quad \sin^2 \frac{dy}{inc}$$

for(i=1, i <= inc; i++)  
 $x \leftarrow x_{in} ; y \leftarrow y_{in}$

gVertex21(x,y);

$(x_{in}, y_{in}) \rightarrow (x_{in} + dx, y_{in} + dy) \rightarrow (x_{in} + 2dx, y_{in} + 2dy) \rightarrow \dots$

## # Bresenham's Line Algo

highly efficient incremental method

$$dx = x_2 - x_1, \quad dy = y_2 - y_1$$

while (not equal)

if ( $-p < 0$ )  
 $\text{plot}(x_1 + 1, y_1); \quad p \pm \frac{2dy}{dx}; \quad x_1++; \quad y_1++$

else  
 $\text{plot}(x_1 + 1, y_1 + 1); \quad p \pm \frac{2(dy - dx)}{dx}; \quad x_1++; \quad y_1++$

Constraint — it only works when slope,  $m \rightarrow 0 \leq m \leq 1$

Apply B.L. at out of  $0 \leq m \leq 1$  by mirroring them either horizontally/

vertically / diagonally.

for  $-1 \leq m \leq 0$ , has a hor. counterpart at  $(x_1, y), (x_2, -y_2)$  with  $0 \leq m \leq 1$   
 so scan convert this counterpart but negate y co-ordinate at each end of iteration.

if slope between  $45^\circ$  to  $90^\circ$ , exchange x and y co-ordinate of endpoint  
 if  $bnd(m) > 0$ , then plot at  $x$  and  $y$  in the cell to set pixel.  
 The scan-convert but must change x and y in the cell to set pixel  
 element bnd(p) might be off for triangle cell problems

## # Midpoint Circle

$$x=0, y=r, \quad P = \frac{r^2}{4} - r, \quad \text{plot}(x, y)$$

while ( $y > x$ )

if  $P < 0$ ,  $x++$ ;  $P \pm 2x + 1$

else,  $y--$ ,  $x++$ ,  $P \pm 2(x-y) + 1$

$\text{plot}(x, y), \dots \sim (8\text{-way symmetry points})$

possible techniques

$\{ (x) > (y) \}$  like

(GL POINTS)

(x,y) take

(0,0) take

Scanned by CamScanner

## \* Midpoint Ellipse

plot( ) {

glVertex2D (x, y), (-x, y), (-x, -y), (x, -y)

$x_0 = 0, y_0 = b; a_x = a, b_b = b \approx b \approx, a_a^2 = a^2 + b^2, b_b^2 = b^2 + a^2$

$+x_0 = 0, +y_0 = a^2 * b, p = b^2 - a^2 * b + 0.25 * a^2$

while ( $+x < +y$ ) {

plot( x, y ),  $x + b \approx 2, +x \pm b \approx 2$

if ( $p < 0$ )  $\rightarrow p += +x + b^2$

else  $y - +y = a^2; p += +x - +y + b^2$

} plot( x, y )

$p = b^2 \rightarrow (x + \frac{1}{2})^2 + a^2 * (y - 1)^2 = (a^2 + b^2)$

while ( $-y > 0$ ) {

$+y_0 = -a; +y_0 = a^2; p = b^2 - a^2 \rightarrow p \rightarrow 1.0$

if ( $p > 0$ )  $\rightarrow p -= +y + a^2$

else  $x + b, +x += b \approx 2; p += +x - +y + a^2$


plot( x, y )

## \* S-Gasket Algo


primitive is filled triangle, task is to take out the area defined by lines connecting the midpoint of the edge of a filled triangle.



$S_0$



$S_1$



$S_2$

triangle()

glVertex2f(x1, y1), glVertex2f(x2, y2)

GL Begin(GL\_TRIANGLES);  
glEnd();

gasket(x1, y1, x2, y2, x3, y3, n)

gasket(...)

float x12, x13, x23, y12, y13, y23;

glEnd(), glFlush();

if(n > 0){

x12 = (x1 + x2) / 2, x13 = (x1 + x3) / 2, x23 = (x2 + x3) / 2

y1 = (y1 + y2) / 2, y13 = (y1 + y3) / 2, y23 = (y2 + y3) / 2

gasket(x1, y1, x12, y12, x13, y13, n - 1);


gasket(x12, y12, x2, y2, x23, y23, n - 1);

gasket(x13, y13, x23, y23, x3, y3, n - 1);

} else { triangle(x1, y1, x2, y2, x3, y3); }

## # C-Curve

primitive is line. replace a line by two shorter, equal length line at  $90^\circ$  angle.



c0



c1



c2



c3



c4

line()

glVertex2f();

c-curve(x, y, len, alpha, n)

glLines

c-curve(x, y, len, alpha, n)

alpha, n)

if(n > 0) len = len /  $\sqrt{2}$


c-curve(x, y, len, alpha + 90, n - 1)

$x = x + \text{len} * \cos(\alpha + 90)$ ;  $y = y + \text{len} * \sin(\alpha + 90)$

c-curve(x, y, len, alpha - 90, n - 1)

else { line(x, y, x + len \* cos(alpha), y + len \* sin(alpha)); }

#1 Koch Curve  
 primitive is line. divide a line into three equal segments and replace middle segment with two lines of same length.



$K_0$ ,  $K_1$ ,  $(1 - \alpha) \times \text{line} + \alpha \times (\text{line} \times \text{line})$  halving

$(1 - \alpha) \times \text{line} + \alpha \times (\text{line} \times \text{line})$  halving

$(1 - \alpha) \times \text{line} + \alpha \times (\text{line} \times \text{line})$  halving

Koch curve( )

if ( $n > 0$ ) :  $(\text{line}, \text{line} \times \text{line}, n-1)$  repeat

$$\text{len} = \text{len}/3$$

$K\text{-curve}(x, y, \text{len}, \alpha, n-1)$

$$x \pm \text{len} \times \cos(\alpha)$$

$$y \pm \text{len} \times \sin(\alpha)$$

$K\text{-curve}(n, y, \text{len}, \alpha - 120, n-1)$

$$x \pm \text{len} \times \cos(\alpha - 120)$$

$$y \pm \text{len} \times \sin(\alpha - 120)$$

$K\text{-curve}(x, y, \text{len}, \alpha + 120, n-1)$

$$x \pm \text{len} \times \cos(\alpha + 120)$$

$$y \pm \text{len} \times \sin(\alpha + 120)$$

$K\text{-curve}(x, y, \text{len}, \alpha, n-1)$

else {  $\text{line}(x, y, x + \text{len} \times \cos(\alpha), y + \text{len} \times \sin(\alpha))$  }

#2 Boundary fill, it fills pixels with a color if it is not boundary. If it doesn't reach to boundary, it recursively fill with color every pixel.

In flood fill, a seed checks if a pixel has its region's color. If no, it fills with color, otherwise it simply skips.

(A) Traverses through your image row by row

(B) Checks if pixel is boundary

(C) If not, skip

(D) If yes, floodfill of boundary continues

Boundary

Boundary - floodfill continues in loop

Boundary - recursive approach continues until boundary found

Boundary - if found, goes to step 1

Boundary - update of inner pixels continues

Boundary - recursive step continues until boundary found

Boundary - changes boundary

Boundary

Boundary - if found, goes to step 1

Boundary - recursive approach continues until boundary found

Boundary - if found, goes to step 1


Boundary - recursive approach continues until boundary found

Boundary - if found, goes to step 1

Boundary - recursive approach continues until boundary found

Boundary - if found, goes to step 1

Boundary



G.T.-S - G.T. - S

G.E.-S.S - S.E

6.2.2

### \* Basic -

Testing, Verification, Validation, Debugging

### \* Testing definition

Module/ Unit test


Integration test

Function test

System test.

Acceptance test

Installation test



### \* Testability

Operability — operates cleanly

Observability — results of each test case are readily observed.

Controllability — degree to which testing can be optimized.

Recomposability — testing can be targeted.

Simplicity — reduce complex architecture and logic to simplify test

Stability — few changes are requested

Understandability

### \* 'Good Test'

- ① has a high probability of finding an error
- ② is not redundant
- ③ should be 'test of breed'
- ④ should be neither too simple nor too complex.

... of the required operation of system

... does not do what it is not asked to do

## VHDL - VHASIC Hardware Description Language

VHASIC - Very High Speed Integrated Circuits

\* VHDL is coding model for -

- requirement specification
- documentation
- testing using simulation
- formal verification
- synthesis
- class assignments

\* VHDL is a programming language of writing circuit models - allows to model & develop complex digital systems - allows to designate in/out ports and specify behaviour

\* 3 ways -

① Dataflow - statements that defines actual flow of data

such as  $b2 \leq y$

entity declaration - describes the input/output ports of a module

```
entity name is
    port ( d0 : in bit;
           d1 : out bit);
end entity name;
```

② Behavioral - architecture body → describes an implementation of an entity

Behavioral architecture → describes algorithm performed by

module, contains - process statements

Ex - architecture behav of reg4 is


```
begin
    process (x, y)
        begin
            if (x = 5) then
                reg4 := y;
            end;
        end process;
    begin
        end process;
end architecture behav;
```

- ③ Structural — implements module or composition of subsystem  
 contains —  
 signal declaration  
 component instances  
 port mapping from port block — D2HV — JAHV
- \* Test Bench — testing a design by simulation, apply test sequences to input  
 waits/loops for response —  
 initializations —

- \* VHDL design begins with ENTITY block — describes the interface for the design.  
 ARCHITECTURE block — describes internal operation of the design.
- SIMULATION — type of test to see if the basic logic works —  
 SYNTESIS — allows timing factors to influence synthesis of hardware —

### Verilog vs VHDL

- I for modeling logic gates
- II for modeling High level hardware
- III — grow. E.g. wolfstall
- IV Verilog is "loosely" case-sensitive, VHDL is not.



## ④ Flip-Flop

J	K	$Q(t+1)$
0	0	$Q(t)$ - no change
0	1	0 - Reset
1	0	1 - Set
1	1	$\bar{Q}(t)$ - toggle

D	$Q(t+1)$
0	0 - Reset
1	1 - Set


T	$Q(t+1)$
0	$Q(t)$ - no change
1	$\bar{Q}(t)$ - toggle

flip flop design — Behavioral  $\rightarrow$  easy that way

process define — how algo. works, input CLK, RESET

Why temp — if given inside process, value will be changed frequently. That's why it is declared outside of process using temp

## ⑤ Add & increment op.



## ⑥ ALU Design

$$x_i = A_i + S_2 S_1 S_0 B_i + S_2 S_1 S_0 B_i'$$

$$y_i = S_0 B_i + S_1 B_i'$$

$$z_i = S_2' C_i$$

→ Status register B → store result

overflow — V =  $C_8 \text{ xor } C_9$

carry — C =  $C_9$

zero — Z =  $(C_1 \text{ or } C_2 \text{ or } C_3)$

sign — S =  $C_8$

## ⑦ Modular approach

system is partitioned into modular subsystems, each performing specific task

## ⑧ 3 basic component of R.T.:

① set of registers


② operations to be performed

③ control to supervise sequence of operation


⑨ RTL/HDL contains statements, control functions, list of micro-op.

## ④ Commonly used Micro-op.

- ① Inter-register transfer
- ② Arithmetic
- ③ Logic
- ④ Shift



## ⑤ Bus transfer



page fault, page + broadcast + interrupt, write


address, op code - with reading, writing address

data, alignment, important to read, access of shared memory - memory

## ⑥ Memory transfer

R: MBR  $\leftarrow$  M    W: M  $\leftarrow$  MBR

## ⑦ Method for constructing bus $\rightarrow$ three-state buffer



EN	OUT	POUT
0	X	Hi-Z
1	0	0
1	1	0

⑧ Instruction code - group of bits that tell the computer to perform a specific operation.

format -


OP code

OP code | operand

OP code | Address of operand

Micro op vs Macro op

- Micro op requires direct A  $\leftarrow$  R
- hardware.
- requires only one control function
- more than one group
- one control function
- one control function



A  $\leftarrow$  operand

macro

## Simple Computer




Chart 7

MOV - 00 00 0001

LDI OPRD - 0000 0010

LDA ADRS - 00 00 0011

Timing Variables used over control  
function

## Process - datapath

control unit — specifies the operation to be performed.

CPU — combination of processor and control unit

ALU — combinational circuit able to perform arithmetic + logic op.

## Scratchpad memory

register in a processor is enclosed within a small memory unit,

Called S.M.

Adv. Bus system ~~is~~ cheaper.

Difference between S.M and BUS system

memory is selected by means of address

info transfer is selected by multiplexers

$A = 9 \times 16 \text{ bits}, D = 40 \times 16 \text{ bits}$

$D = 40 \times 16 \text{ bits}$

## Accumulator Register — used to perform serial addition

### Arithmetic unit

$$x_i = A_i, \quad y_i = S_0 B_i + S_1 B_i$$

operation  $A + B$  — step forward  
Transfer  $S_0, S_1$  — carry  
Increment  $A + B + 1$

$$A + B + 1$$

$$A + \bar{B} + 1$$

$$Recoment$$

$$Transfer$$

Logic unit

S <sub>1</sub>	S <sub>0</sub>	Function
0	0	OR
0	1	XOR
1	0	AND
1	1	NOT

Finally,

$$X_i = A_i + S_2 S_1' S_0 B_i + S_2 S_1 S_0' B_i$$

$$Y_i = S_0 B_i + S_1 B_i'$$

$$Z_i = S_2' C_i$$

for arithmetic,  $S_2 = 0$

Process — function containing sequential statement

Syntax -

```
process (CLK, RESET)
begin
end process.
```

Possible to design computer without ALU

Registers → onward

Yes, possible. But no arithmetic operation will be available.

Operations like - MOV, Shift, LDI, LDA will be done

→ Time factors

→ UG


→ UJA

Control unit → selects the microop. to be executed

present operations

Show programmable as well as basic as connecting and selecting

① Buffer construction from



metaphor 200 bits 11.2 inserted correctly

(A)

② XOR gate can act as ① Buffer →  $\text{XOR} = A\bar{B} + \bar{A}B$ , now, if  $B=0$ ,  $\text{XOR}=A$

② Inverter →  $\text{XOR} = A\bar{B} + \bar{A}B$ , now, if  $B=1$ ,  $\text{XOR}=\bar{A}$

(A)

Universal gate - NAND, NOR

NAND can be used to get any other gate

① Inverter



time constraint

$A_1, A_2 + B_1, B_2 + X_1, X_2 + Y_1, Y_2$

② AND -  $A \overline{B} \rightarrow \overline{A} + \overline{B} = \overline{A \cdot B}$

③ OR -  $A + B \rightarrow \overline{\overline{A} \cdot \overline{B}} = \overline{A} + \overline{B}$

$$\begin{array}{r}
 A\bar{B} + \bar{A}B \\
 \underline{1 \ 0 \ 0 \ 1} \\
 \end{array}
 \quad
 \begin{array}{r}
 -00 \ 0 \\
 11 - 0 \\
 01 - 1 \\
 10 - 1 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 \cancel{0000} \\
 \cancel{1000} \\
 \hline
 10
 \end{array}$$

$\oplus$  — —

Overflow, V — signed  
 Carry, C — unsigned

$$\begin{array}{r}
 0 \ 0010100 \\
 0 \ 0010100 \\
 \hline
 \underline{0 \ 01010 \ 0}
 \end{array}$$

$\frac{35}{40}$

way of communication for how a developer - developer interface - communication

### ⑩ Five framework -

- ① Communication
- ② Planning
- ③ Modeling
- ④ Construction
- ⑤ Deployment

Process is a collection of work activities, actions and tasks

Process flow - describe how the framework activities and the actions, tasks occur within each framework.

Linear process flow - executes each of five in sequence

iterative " " - repeats one or more before proceeding to next


evolutionary " " - executes in circular manner.

Parallel " " - executes one or more activities in parallel.

### Waterfall model -



Variation of waterfall model is V model : provides how verification validation actions are applied.



Incremental process model - provide a set of functionality to users quickly.

combines linear & parallel process.

First increment → often a core product.


Evolutionary process model:

accommodate a product that grows and changes.

iterative.

Prototyping paradigm.


Prototype serves as a mechanism for identifying requirements.



Spiral model - evolutionary model, couples iterative nature, rapid development.

During early iterations the release might be a model/prototype.

Concurrent model - defines a series of events that trigger transition from state to state.



## Exp-1: Learning VHDL through Combinational Circuit Design

### Objectives:

The objectives of this laboratory are:

1. Learn the basic programming style of VHDL module and VHDL TestBench
2. Design a Full-Adder using three types of Architecture of VHDL
3. Design a 4-bit Parallel Adder.

### Required circuits diagrams




Fig 1. Logic Diagram of Half-adder




Fig 2. Logic Diagram of Full-adder




Fig 3. Logic Diagram of 4-bit parallel-adder

$$\begin{aligned} & xy + yz + zx \\ & xy + (xy^2 + x'y^2 + x^y z + x^y z') \\ & xy + x^y z + x^y z' + x^y z \\ & - xy + \cancel{x^y z} (xy + x^y + x^y) \\ & (xy + x^y) \end{aligned}$$

(xy)

1304045

## Exp-2: Learning VHDL through Sequential Circuit Design

### Objectives:

The objectives of this laboratory are:

1. Design a JK Flip-flop T Flip-flop and D Flip-flop in VHDL
2. Design a 4-bit register and a 4-bit counter in VHDL
3. Design a 4-bit shift-register in VHDL

### Required diagrams

JK Flip-Flop		
J	K	$Q(t + 1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$

D Flip-Flop		T Flip-Flop	
D	$Q(t + 1)$	T	$Q(t + 1)$
0	0	0	$Q(t)$
1	1	1	$Q'(t)$

Fig. 1 Characteristic Tables of FFs




Fig 2. Logic Diagram of a 4-bit register

reg vs country  
model ফি কর্তৃপক্ষ  
সংস্ব.

:=

## Exp-5

### Design and Implementation of an 4-bit Arithmetic Circuit


#### Equipments

- DC-Power supply,
- Bread-board,
- LEDs,
- Switches
- AND gates IC
- OR gates IC
- Not gates IC
- Full adder IC (74LS83),

Function Table

Function select	$Y$	Output equals	Function
$i_1 \ i_2 \ C_{in}$			
0 0 0	0	$F = A$	Transfer A — 1010
0 0 1	0	$F = A + 1$	Increment A — 1011
0 1 0	B	$F = A + B$	Add B to A — 0111
0 1 1	B	$F = A + B + 1$	Add B to A plus 1 — 1000
1 0 0	$\bar{B}$	$F = A + \bar{B} + 1$	Add 1's complement of B to A — 1100
1 0 1	$\bar{B}$	$F = A + \bar{B} + 1$	Add 2's complement of B to A — 1101
1 1 0	All 1's	$F = A - 1$	Decrement A — 1001
1 1 1	All 1's	$F = A$	Transfer A — 1010

Circuit Diagram



## Exp-6.

### Design and Implementation of an Arithmetic Logic Unit (ALU) in VHDL

#### Objectives.

1. Design an Arithmetic circuit and then modify it to design an efficient 4-bit ALU.
2. Implement the ALU in VHDL and observe various outputs and inputs
3. Incorporate a status register to the ALU.


#### The ALU design

$$X_i = A_i + s_2 s'_1 s'_0 B_i + s_2 s_1 s'_0 B'_i$$

$$Y_i = s_0 B_i + s_1 B'_i$$

$$Z_i = s'_2 C_i$$

Circuit Diagram (2-bit ALU)



↗ port map  
 ⇒ case  
 ← assignment  
 operator  
 ↘ signal.  
 ! = variable.

Exp-7

Design and Implementation of a 4-bit Combinational Shift Unit

Equipments

- DC-Power supply,
- Bread-board,
- LEDs,
- Switches
- 4x1 MUX

501

Circuit Diagram

