MAVEN SILICON

RISC-V RV32I RTL Design using Verilog HDL

VLSI Design Internship Project Report

Name: Aniket Chattopadhyay Registration number: 21BEC1564

College: Vellore Institute of Technology, Chennai campus

Faculty name: Sushmita Nayak

11-2-2023




Maven Silicon Confidential

All the presentations, books, documents [hard copies and soft copies] labs and projects [source code] that you are using and developing as part of the training course are the proprietary work of Maven Silicon and it is fully protected under copyright and trade secret laws. You may not view, use, disclose, copy, or distribute the materials or any information except pursuant to a valid written license from Maven Silicon


Three stages of pipelining with the subblocks and its synthesis diagram and waveform:


Pipelining stage 01:




1) PC MUX:

Block diagram:










2) Register Block one:

Block diagram:




Synthesis diagram:







Pipelining stage 02: Part one




1) Immediate generator:


Block diagram:









2) Immediate adder:




Synthesis diagram:







3) Integer file:

Block diagram:




Synthesis diagram:







4) Write enable generator:


Block diagram:









5) Instruction MUX:




Synthesis diagram:




Waveform:




6) Branch unit:




Synthesis diagram:







7) Decoder:


Block diagram:









Pipelining stage 02: Part two



1) Machine control:




2) CSR file:




3) Register block two:


Block diagram:









4) Store unit:




Synthesis diagram:







Pipelining stage 03:




1) Load unit:

Block diagram:










2) ALU:

Block diagram:










3) WB MUX selection unit:


Block diagram:







TOP module block diagram:



UVM testbench result and final output:

