Project Topic

Hardware Acceleration of Edge Detection for Images using Canny Edge Detection Algorithm

Discussion on Implementation:

Canny Edge Detection Algorithm Steps

1) Convolution with the Gaussian Filter

$$K = \frac{1}{159} \begin{bmatrix} 2 & 4 & 5 & 4 & 2 \\ 4 & 9 & 12 & 9 & 4 \\ 5 & 12 & 15 & 12 & 5 \\ 4 & 9 & 12 & 9 & 4 \\ 2 & 4 & 5 & 4 & 2 \end{bmatrix}$$

- 2) Applying Sobel Filter to calculate the Vertical and Horizontal Edges
 - (a) Applying the convolution masks for x and y directions

$$G_x = \begin{bmatrix} -1 & 0 & +1 \\ -2 & 0 & +2 \\ -1 & 0 & +1 \end{bmatrix}$$

$$G_y = \begin{bmatrix} -1 & -2 & -1 \\ 0 & 0 & 0 \\ +1 & +2 & +1 \end{bmatrix}$$

3) Finding the gradient strength and its direction

$$G = \sqrt{G_x^2 + G_y^2}$$
$$\theta = \arctan(\frac{G_y}{G_x})$$

- 4) Hysteresis: The final step. Canny does use two thresholds (upper and lower):
 - (a) If a pixel gradient is higher than the upper threshold, the pixel is accepted as an edge
 - (b) If a pixel gradient value is below the lower threshold, then it is rejected.
 - (c) If the pixel gradient is between the two thresholds, then it will be accepted only if it is connected to a pixel that is above the upper threshold.

Design Choice

- 1) Out of the 4 steps in algorithm, first 2 steps require Convolution.
- 2) These 2 steps are performed using the coprocessor.
- 3) The coprocessor returns the two matrices Gx and Gy, where the processor will compute the part (b) of step and onwards.
- 4) The calculation of convolution is performed on hardware/co-processor to reduce the execution time by exploiting hardware-level parallelism and algorithm-level optimizations.
- 5) In this design, the Horizontal and Vertical Sobel filter are applied on same set of inputs and hence that can be performed in parallel, which helped in reducing the time complexity.

Coding Choice

State Machine has been implemented using the 3 always block design.

Execution Time

- 1) Maximum achievable clock frequency is 60.04 MHz
- 2) The execution time for convolution 32X32 image is 106446 cycles (for step 1 and 2). In these cycles, the image was read from the memory byte by byte. The first step is convolution with a 5X5 filter with 32X32 matrix. The second step is convolution of 28X28 matrix with a 3X3 filter.
- 3) Also, to transfer the images inside the sub-modules, each data byte was sent in a clock cycle. Hence, the clock cycles required are very high in this case. If DMA is used for burst transfers and burst transfers are also used for sending the data within the sub modules as well, the clock cycles required will be very less. Each convolution operation was performed in 1 clock cycle. So, if burst transfer is used, output will be obtained very fast.

Simulation Results

Below results are obtained from the Simulation of the SystemVerilog code for the Steps 1 and 2 of the algorithm. The results matched the values obtained from the MATLAB simulation of the same steps.



Figure 1: Input Image

emory Da	ta - /E	dgeDe	etecto	r_tb/E	1/but	ferOu	tputC	onv1											- 7777777									
0	199	195	196	202	210	217	225	231	232	234	234	234	234	234	234	234	234	234	234	234	234	234	234	234	234	234	234	23
28	198	190	192	196	201	207	214	223	229	232	234	234	234	234	234	234	234	234	234	234	234	234	234	234	234	234	234	23
56	199	187	184	189	195	199	205	213	223	229	232	234	234	234	234	234	234	234	234	234	234	234	234	234	234	234	234	23
84	207	190	181	181	187	193	198	204	213	222	229	232	234	234	234	234	234	234	234	234	234	234	234	234	234	234	234	23
112	216	198	183	177	180	187	193	198	204	213	223	231	234	234	234	234	234	234	234	234	234	234	234	234	234	234	234	23
140	223	210	193	180	175	180	189	193	198	205	214	225	231	234	234	234	234	234	234	234	234	234	234	234	234	234	234	23
168	229	220	205	189	177	175	181	189	195	199	207	217	228	232	234	234	234	234	234	234	234	234	234	234	234	234	234	23
196	232	228	219	204	189	178	177	183	190	196	202	211	222	229	234	234	234	234	234	234	234	234	234	234	234	234	234	23
224	234	231	226	219	204	190	181	180	186	190	195	202	213	223	231	234	234	234	234	234	234	234	234	234	234	234	234	23
252	234	232	231	226	219	207	195	187	184	186	187	190	199	214	226	232	234	234	234	234	234	234	234	234	234	234	234	23
280	234	234	232	231	228	220	211	202	193	186	180	177	184	199	216	228	234	234	234	234	234	234	234	234	234	234	234	23
308	234	234	234	232	231	228	223	217	208	198	184	172	171	183	202	220	231	234	234	234	234	234	234	234	234	234	234	23
336	234	234	234	234	234	231	229	226	222	214	201	184	172	172	187	207	222	226	228	229	231	232	234	234	234	234	234	23
364	234	234	234	234	234	234	232	231	228	225	214	198	180	171	177	192	205	211	214	217	223	228	232	234	234	234	234	23
392			234																		1000			232	234	234	234	23
420	234	234	234	234	234	234	234	234	234	232	231	222	205	184	169	165	169	175	178	186	195	208	220	228	232	234	234	23
448			234																						229	234	234	23
476	234	234	234	234	234	234	234	234	234	234	234	228	211	190	172	165	168	171	174	178	184	193	204	214	225	231	234	23
504			234																							228		
532			234		1000				1000												7777	1				222	100	
560			234																							216		
588			234		10000	1-12			-10.572								15.7		100		NE 7 20				375.17.78		3.0	
616			234											7.7					17.7		7.7			205				
644			234																							198		
672			234								1500		1505							755							777	
700			234																									
728			234	7.75						17.75		17.75																
756	234	234	234	234	234	234	234	234	234	234	234	234	234	234	234	234	232	231	229	228	225	220	213	205	196	187	180	18

Figure 2: Output from Step 1 (performed in SystemVerilog)




Figure 3: Output from step2 (convolution with Horizontal Edge Sobel Filter)




Figure 4: Output from step2 (convolution with Vertical Edge Sobel Filter)

Comparison with the results obtained from MATLAB

-82	-73	-64	-52	-30
-63	-57	-52	-33	2
-52	-54	-40	-2	41
-49	-42	-6	45	78
-41	-6	48	89	93
-4	52	97	106	80
61	109	120	93	52
118	129	103	60	25
131	104	63	28	7

Figure	5:	Output	from	MATLAB
1 izuic	J .	Ompai	II OIII	WIZITELLID

Memory Dat	a - /Edgel	Detector.	_tb/E1/b	ufferOut	outConv	3
0	-28	-45	-53	-61	-71	
26	-17	-56	-80	-91	-98	
52	25	-29	-68	-81	-82	
78	79	32	-29	-68	-74	
104	106	86	30	-30	-63	
130	112	129	99	36	-25	
156	86	126	140	107	41	
182	55	101	142	153	120	
208	27	59	106	147	157	

Figure 6: Output from RTL Implementation

Figure 5 and 6 are subset of output values taken from MATLAB and RTL implementation after the convolution with vertical Sobel edge detector filter.

The error in the values are propagated from the step 1 in which the division in case of Gaussian filter is done with 170.66 in RTL implementation instead of 159 in MATLAB. The division of 170.66 is implemented as:

$$x/512 + x/256 = 3x/512 = x/170.66$$
.

In spite of the errors, the overall trend of the output is correct and the Figures 3 and 4 clearly indicate that the RTL implementation is able to detect the edges of the input image as precisely as the MATLAB implementation.