
Introduction to Computer Design

- Review of simple processor and memory
- Fetch and execute cycle
- Processor organization
- Executing instructions
- Processor implementation

Basic Processor & Memory



- Fetch & execute cycle
 - » read word whose address is in *Program Counter* (PC) and increment PC
 - » interpret stored value as *instruction* (decoding)
 - » perform instruction using *Accumulator* (ACC) and *Arithmetic & Logic Unit* (ALU)

Simple Instruction Set


```
load ACC with value stored in memory word xxx
       store value in ACC into memory word xxx
1xxx
       add value in memory word xxx to value in ACC
2xxx
       negate the value in ACC
3000
       halt
3001
       change the value of PC to xxx
4xxx
       if the value of ACC is zero, change PC value to xxx
5xxx
       load ACC with value whose address is stored in word xxx
бххх
       store ACC value into word whose address is in word xxx
7xxx
       change ACC value to xxx
\mathbf{x}\mathbf{x}\mathbf{x}\mathbf{8}
       add xxx to the value in ACC
```

Simple Program


■ Add the values in locations 0-9 and write sum in 10.

<u>Address</u>		<u>Instruction</u>		<u>Comment</u>
0010				Store sum here
0011				Pointer to "next" value here
0012	(start)	8000	(load "00")	initialize sum
0013		1010	(store 10)	
0014		1011	(store 11)	initialize pointer
0015	(loop)	8010	(load "10")	if pointer=10, then quit
0016		3000	(negate)	
0017		2011	(add 11)	
0018		5020	(if 0 goto 20	0)
0019		6011	(load *11)	sum = sum + *pointer
001a		2010	(add 10)	
001b		1010	(store 10)	
001c		8001	(load "1")	pointer = pointer + 1
001d		2011	(add 11)	
001e		1011	(store 11)	
001f		4015	(goto 15)	
0020	(end)	3001	(halt)	

Execution of a Computer Program



Processing Cycle



■Instruction fetch

- » *PC* used to read word from memory
- » *PC* is incremented

■Instruction decode

- » first 4 bits of retrieved instruction are decoded to determine what to do
- » appropriate circuitry activated

■Instruction execution

- » retrieve additional memory words
- » write to memory
- » modify *PC* or *ACC* contents
- » may take different amounts of time to complete

Instruction Execution

■Load

- » transfer data from memory to *ACC*, using low 12 bits of instruction word as memory address
- » requires asserting of memory signals and ACC load signal


■Conditional branch

- » determine if ACC=0
- » if so, transfer low 12 bits of instruction word to PC
- » requires assertion of *PC* load signal

■Indirect store


- » transfer data from memory to Indirect Address Register (*IAR*) using low 12 bits of instruction word as memory address
- » transfer data from ACC to memory, using IAR contents as address
- » requires assertion of *IAR* load and memory write signals


Processor Block Diagram




- ■Processor consists of set of registers, *ALU* & controller.
- Controller contains sequential circuit that asserts control signals needed to fetch & execute insructions.

Tri-State Buffers






- A *tri-state buffer* has a data input and a control input.
 - » when control input is asserted, output equals input
 - » when control input is not asserted, output is disconnected from input called *high impedance state*
- Tri-state buffers, can be used to build "distributed" multiplexors.
- Shared outputs are called buses.
- Also allows single wire to be used as data input and output.




Data Transfer Using Buses




- A *bus* is a shared set of wires used to transfer data among any of several sources/destinations.
- Data transfers involve:
 - » enabling source to place data on the bus
 - » loading data into destination

Program Counter Schematic (4 bit)




Load Instruction



- Fetch instruction and increment *PC*.
- Transfer data from memory to *ACC* using low 12 bits of instruction as address

Conditional Branch




- Determine if ACC=0.
- ■If so, transfer low 12 bits of instruction word to *PC*.

Program Counter

```
entity program counter is
    port (
        clk, en A, ld, inc, reset: in STD LOGIC;
        aBus: out STD LOGIC VECTOR(15 downto 0);
        dBus: in STD LOGIC VECTOR(15 downto 0)
    );
end program counter;
architecture pcArch of program counter is
signal pcReq: STD LOGIC VECTOR(15 downto 0);
begin
  process(clk) begin
       if clk'event and clk = '1' then
              if reset = '1' then
                    pcReq <= x"0000";
             elsif ld = '1' then
                    pcReq <= dBus;
             elsif inc = '1' then
                    pcReg \le pcReg + x"0001";
             end if;
      end if;
  end process;
  aBus <= pcReg when en A = '1' else "ZZZZZZZZZZZZZZZZ;
end pcArch;
```

PC Simulation




Instruction Register

```
entity instruction register is
    port (
        clk, en A, en D, ld, reset: in STD LOGIC;
        aBus: out STD LOGIC VECTOR(15 downto 0);
        dBus: inout STD LOGIC VECTOR(15 downto 0);
        load, store, add, neg, halt, branch: out STD LOGIC;
        cbranch, iload, istore, mload, madd: out STD LOGIC
    );
end instruction_register;
architecture irArch of instruction_register is
signal irReg: STD LOGIC VECTOR(15 downto 0);
begin
  process(clk) begin
       if clk'event and clk = '0' then
              if reset = '1' then
                     irReq <= x"0000";
              elsif ld = '1' then
                     irReq <= dBus;</pre>
              end if;
       end if:
  end process;
```

Instruction Register

```
aBus \leq "0000" & irReg(11 downto 0) when en A = '1' else
        "ZZZZZZZZZZZZZZZ;
  dBus \leq "0000" & irReg(11 downto 0) when en_D = '1' else
        "ZZZZZZZZZZZZZZZ;
  load \leq 1' when irReg(15 downto 12) = x"0"
                                                else '0';
  store \leq '1' when irReg(15 downto 12) = x"1"
                                                 else '0';
  add \leq 1' when irReg(15 downto 12) = x"2"
                                                else '0':
 neg <= '1' when irReg = x"3" & x"000"
                                                 else '0';
 halt <= '1' when irReg = x"3" & x"001"
                                                 else '0';
  branch<= '1' when irReg(15 downto 12) = x"4"
                                                 else '0';
  cbranch<= '1' when irReg(15 downto 12) = x"5"
                                                else '0';
                                                 else '0';
  iload \leq '1' when irReg(15 downto 12) = x"6"
  istore<= '1' when irReg(15 downto 12) = x"7"
                                                else '0':
 mload \leq '1' when irReg(15 downto 12) = x"8"
                                                 else '0';
 madd \leq 1' when irReg(15 downto 12) = x"9"
                                                 else '0';
end irArch;
```


IR Simulation



Indirect Address Register

```
entity indirect addr register is
    port (
        clk, en A, ld, reset: in STD LOGIC;
        aBus: out STD LOGIC VECTOR(15 downto 0);
              in STD LOGIC VECTOR(15 downto 0)
    );
end indirect addr register;
architecture iarArch of indirect addr register is
signal iarReg: STD LOGIC VECTOR(15 downto 0);
begin
  process(clk) begin
       if clk'event and clk = '1' then
              if reset = '1' then
                     iarReg <= x"0000";</pre>
              elsif ld = '1' then
                     iarReq <= dBus;</pre>
              end if:
       end if:
  end process;
  aBus <= iarReg when en_A = '1' else
         "ZZZZZZZZZZZZZZZ;
end iarArch;
```


I AR Simulation



Accumulator

```
entity accumulator is
    port (
        clk, en_D, ld, selAlu, reset: in STD_LOGIC;
        aluD: in STD LOGIC VECTOR(15 downto 0);
        dBus, q: inout STD LOGIC VECTOR(15 downto 0)
    );
end accumulator:
architecture accArch of accumulator is
signal accReg: STD LOGIC VECTOR(15 downto 0);
begin
  process(clk) begin
       if clk'event and clk = '1' then
              if reset = '1' then
                     accReg \leq x"0000";
              elsif ld = '1' and selAlu = '1' then
                     accReg <= aluD;</pre>
              elsif ld = '1' and selAlu = '0' then
                     accReg <= dBus;</pre>
              end if:
       end if;
  end process;
  dBus <= accReg when en_D = '1' else "ZZZZZZZZZZZZZZZZ;
  q <= accReq;
end accArch;
```


ACC Simulation



ALU

```
entity alu is
    port (
        op: in STD LOGIC VECTOR(1 downto 0);
        accD: in STD LOGIC VECTOR(15 downto 0);
        dBus: in STD LOGIC VECTOR(15 downto 0);
        result: out STD LOGIC VECTOR(15 downto 0);
        accZ: out STD LOGIC
    );
end alu;
architecture aluArch of alu is
begin
  result \leq (not accD) + x"0001" when op ="00" else
           accD + dBus when op ="01" else
           x"0000";
  accZ \le '1' when accD = x"0000" else '0';
end aluArch:
```


ALU Simulation




Memory

```
entity ram is
    port (
        r w, en, reset: in STD LOGIC;
        aBus: in STD LOGIC VECTOR(15 downto 0);
        dBus: inout STD LOGIC VECTOR(15 downto 0)
    );
end ram:
architecture ramArch of ram is
type ram typ is array(0 to 63) of STD LOGIC VECTOR(15 downto 0);
signal ram: ram typ;
begin
  process(reset, r w) begin
       if reset = '1' then
               ram(0) \le x"4012"; ... ram(32) \le x"3001";
               for i in 33 to 63 loop
                       ram(i) <= x"0000";
               end loop;
       elsif r w'event and r w = '0' then
               ram(conv integer(unsigned(aBus))) <= dBus;</pre>
       end if:
  end process;
  dBus <= ram(conv integer(unsigned(aBus)))when reset = '0'
       and en = '1' and r w = '1' else "ZZZZZZZZZZZZZZZZ;
end ramArch;
```


Memory Simulation



Signal Timing for Controller



Signal Timing for Controller



```
entity controller is
    port (
      clk, reset:
                                         in STD LOGIC;
                                         out STD LOGIC;
      mem en, mem rw:
      pc_enA, pc_ld, pc inc:
                                         out STD LOGIC;
       ir enA, ir enD, ir ld:
                                         out STD LOGIC;
       ir_load, ir_store, ir_add:
                                         in STD LOGIC;
       ir_neg, ir_halt, ir_branch:
                                         in STD LOGIC;
       ir cbranch, ir iload:
                                         in STD LOGIC;
       ir istore, ir dload, ir dadd:
                                         in STD LOGIC;
       iar_enA, iar_ld:
                                         out STD LOGIC;
      acc_enD, acc_ld, acc_selAlu:
                                         out STD LOGIC;
      alu accZ:
                                         in STD LOGIC;
                                  out STD LOGIC VECTOR(1 downto 0)
      alu op:
    );
end controller:
```

```
architecture controllerArch of controller is
type state type is (reset state,
              fetch0, fetch1,
              load0, load1,
              store0, store1,
             add0, add1,
             negate0, negate1,
             halt,
             branch0, branch1,
              cbranch0, cbranch1,
              iload0, iload1, iload2, iload3,
              istore0, istore1, istore2, istore3,
             mload0, mload1,
             madd0, madd1
              );
signal state: state type;
```

```
begin
  process(clk) begin
  if clk'event and clk = '1' then
         if reset = '1' then state <= reset state;
          else
                 case state is
                 when reset state => state <= fetch0;
                 when fetch0 => state <= fetch1;
                 when fetch1 =>
                          if ir load = '1' then state <= load0;
                          elsif ir store = '1' then state <= store0;
                          elsif ir add = '1' then state <= add0;
                          elsif ir neg = '1' then state <= negate0;
                          elsif ir_halt = '1' then state <= halt;</pre>
                          elsif ir_branch = '1' then state <= branch0;</pre>
                          elsif ir cbranch = '1' then state <= cbranch0;</pre>
                          elsif ir iload = '1' then state <= iload0;
                          elsif ir istore = '1' then state <= istore0;</pre>
                          elsif ir mload = '1' then state <= mload0;</pre>
                          elsif ir madd
                                            = '1' then state <= madd0;
                          end if;
                 when load0 =>
                                   state <= load1;</pre>
                 when load1 =>
                                   state <= fetch0;</pre>
                  -- yada yada yada
        end if;
  end if;
end process;
```

```
process begin -- special process for memory write timing
        wait until clk = '0':
        if state = store0 or state = istore2 then
                mem rw <= '0';
        else
                mem rw <= '1';
        end if:
 end process;
 mem enD <= '1' when
                 state = fetch0 or state = fetch1 or
                 state = load0 or state = load1 or
                 state = add0 or state = add1 or
                 state = iload0 or state = iload1 or
                 state = iload2 or state = iload3 or
                 state = istore0 or state = istore1
           else '0';
 pc enA <= '1' when state = fetch0 or state = fetch1
               else '0';
 pc ld <= '1' when state = branch0 or (state = cbranch0 and alu accZ = '1')
               else '0';
 pc inc <= '1' when state = fetch1</pre>
               else '0';
 -- yada yada yada
end controllerArch;
```

