EE224: Digital Systems

IITB CPU

DESIGN

Members:


23B1247: Aniket Gupta


23B1258: Shreya Nigam


23B1266: Apoorv Goyal


23B1290: Matam Kushaal

	IIT-B CPU											
	INSTRUCTION SET ARCHITECTURE											
	General properties -											
).	- but compreted											
2.												
3.	8 Registed means they can be coded in 3 bits. Program Counter (PC)											
4,												
5.	Har 2 flage coury (1) 4 zero (2)											
	3 machine code instruction formats (R, I, I type)											
0	R-type:											
	Operation code Register A (RA) Register B(RB) Register C(RC) un sessed unusul											
	4 bits 3 bits 3 bits 3 bits (1 bit) 25 its											
	2-Type											
	operation Register(RA) Register(RC) Register(RC) Immadiate											
	6 bits 3 bits 3 bits 3 bits signed.											
	J-Type											
	15 12 11 9 8											
	operation code Register (RA) Immediate											
	4 bits 3 bit (9 bits signed)											
#	Following instructions are to be implemented -											
	ADD ? (1) BEO) control											
	SUB (Arithmatical ADI) Arithmatic (I) LLT. (Memory (1) JAL & flow											
	MUL (R-type) logic (1-type) (1) LW Communication (1) JLR logic											
	AND (1) SW - (7)]											
	ORA											
	IMP											
Sundaram	FOR EDUCATIONAL USE											











Instruction Register TR_en Program Counter C Pan FOR EDUCATIONAL USE




711	For ADI
	TOUSKS 15 12 11 9 8 6 5 9
states,	Fetch Instruction 0001 RA RB Immediate
	apolate PC 13 AA O
Steele Sy	Read operand & Immediate
State &:	Do operation
C+ 1- C	
State So	Hadress PC en man de la commentante del commentante de la commentante del commentante de la commentant
	→ ALU-A Memory Read
	Memory_bata → IR A40
	+1 -> ALU-B IR-en
	ALV-C-PC MARK AND ALMAN CONTRACTOR
Cled 5:	
- Statesy:	1Ry-g -> RF-A1 RF-engead
	T-en
	RC-PI -> TI en
- CL Ass	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
- States:	T, -> ALU_A ALV-Add solect (AT)->
	IR ₅₋₀ > SEI 6 -> ALU-B
	ALU_C >T, IR5-0+SEIG-)
State S.	$T_1 \longrightarrow RF - D_3$ RF en :
6.	To starte Ti Dia
	$(R_{8-6} \rightarrow RFA_3)$
State Tran	sulion
Flow Chap	
	9 (5) (5) (5)
Sundaram	FOR EDUCATIONAL USE

1

1 1






	Date: / /
Jump And Link (JAL)	3 1 100 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
1101 RA 95	bit Irmm
Tasks!	
1 Fetch Instruction -> 6	To the state of the state of the
2 Update PC	The state of
3 Understand Instruction	Seo
(4) Finding PC before upo	
(5) Storing PC in RF	J-Saa
6 PC = PC + Imm.	7 0 4
Sao: PC -> ALU-A	SUB
+1 → ALU-B	11 39 4. 6.
ALU-C -> TI	64 124- 22r
	17 6 19.32
Sa: TI - ALU-A	ADD
TREO - SEIG - ALL	
ALUZC -PC	PC-en21
5 3.1.1	22761-27
Saz: IR 11-9 - RF-A3	RF_en=1
$T_1 \longrightarrow RF-D_3$	16.31A/- 37
	3 50 th to 10

	are the first	Date: /
Jum	p and Link Register	(JLR)
	1111 RA	RB 000000
Task	5.	
	tch Instruction	$\rightarrow S_{o}$
	date PC	
The second secon	desstand Instruction	2 323
	nding PC before up	
3 St	ore previous PC in	RF 7-Sp5
-	C = PC + Imm.	
Sax:		
	PC -> ALU-A	SUB
	+1 → ALU_B	
	ALU-C - TA	Ti-en
325		•
	IR11-9 -> RF.A3	RF-en=1
	T1 -> RF-D3	
	T2 -> PC	Pc-en=1
	-	
Harry		


		Jump uncondelionally (7)
		15 1211 98 0
		1110 RA Immediate
		Tasks:
	0	Fetch instruction
	0	update PC
	3	understand
	ପ୍	Compute new address
	G	update PC
0		
	S,	$1R_{11-9} \longrightarrow RFA^1$
		1R ₈₋₆ -> RF-A2
		$RF-DI \rightarrow FI$ $F_1-em=1$
		$RF-D2 \rightarrow T2$ $T_2-en=4$
<u> </u>		
	526	PC -> ALU-A ALU-select= SUB
		+1-> ALU-B R-en Ti-en
		ALU-C > T,
	52-	T, -> ALV_A ALV_Select = ADD.
		1R ₈₋₀ → SE16 → ALU-B Pe-en
		Aev-c → PC
		$S_1 \rightarrow S_{26} \rightarrow S_{27}$


FOR EDUCATIONAL USE

Jundaram




CPU	S0	S1	S2	S3	S4	S5	S6	S7	S8	S9	S10	S11	S12	S13	S14	S15	S16	S17	
IR_en	1																		
T1_en		1	1		1									1					
T2_en		1							1	1									
PC_en	1														1	1		1	
RF_en				1		1	1	1			1						1	1	
mem_read																			
mem_write												1							
alu_sel(1 downto 0)	01	11	00	11	01				01				10	10	01	01			
alu_muxA_sel	00		01		01				10				01	00	01	01			
alu_muxB_sel	00		01		10				10				01	00	10	11			
T2_mux_sel		00							01	10									
T1_mux_sel		0	1		1									1					
PC_mux_sel	1														1	1		0	
RF_D3_mux_sel				00		00	10	11			01						00	00	
RF_A3_mux_sel				10		01	00	00			00						00	00	
mem_address_mux_sel	0									1		1							
	Control Signals																		
Note: Blank Columns represent Don't Care signal(X)																			





Various Programs to test 15 Instructions


1. ADD:



```
C/C++
LLI R0,5
LLI R1,11
ADD R2,R0,R1
```

• Therefore R2 has 16 stored in it.


2. SUB:



```
C/C++
LLI R0,5
LLI R1,11
Sub R2,R0,R1
```

• Therefore R2 has -6 (in 2s complement) stored in it.


3. MUL:



```
C/C++
LLI R0,5
LLI R1,11
MUL R2,R0,R1
```

• Therefore R2 has 55 stored in it.


4. ADI:



```
C/C++
LLI R0,5
ADI R1,R0, -10
```

• Therefore R2 has -5 (in 2s complement) stored in it.


5. AND:



```
C/C++
LLI R0,011110101
LLI R1,010101011
AND R2,R0,R1
```

Data is loaded in R0 and R1 and their logical AND is stored in R2


6. ORA:



```
C/C++
LLI R0,00000101
LLI R1,01101011
ORA R2,R0,R1
```

• Therefore R2 has 000000001101111 stored in it.

7. IMP:



```
C/C++
LHI R0,0000101
LHI R1,00001011
ADD R2,R0,R1
```

• Therefore R2 has 1111111111111011 stored in it.


8. LLI:



```
C/C++
LLI R0, R1, (011111111)
```

• Therefore 11111111 loaded in 8 LSBs of R0


9. LHI:



```
C/C++
LHI R0, (011111111)
```

• Therefore 11111111 loaded in 8 MSBs of R0


10. LW:



```
C/C++
LW R0, R1, 1
111111111111
```

• Therefore 111111111111111 loaded in R0. (R1 had 0 and offset is 1)


11. SW



```
C/C++
LLI R0, 011111111
SW R0, R1, 3
LW R2, R1, 3
```

- First load a data into R0
- Store it at address R1+3
- Load the data at R1+3 into R2


12. BEQ:



```
C/C++
LLI R0, 011111111
SW R0, R1, 3
LW R2, R1, 3
-
BEQ R0, R2, -4
```

 Load data in R0 and R2 similar to previous code and BEQ if the the values are equal to start of the program

13&14. JAL and JLR:




```
C/C++

JAL R0, 3
-
-
JLR R1, R0, 0
```

- Jump to the 4th instruction and store current value of PC in R0
- Now jump to the PC stored in R0 and store this PC in R1

15. J



```
C/C++
LLI R0,5
```

```
J 3
-
-
-
LLI R1,11
```

• We have jumped from the PC=1 to PC=4 using the J 3 instruction.

Implementing a Simple Program-

• Pseudo code of program-

```
for(i=0;i<g;i++)
{
    if(isEven(arr[i])==0) {
        arr[i] = arr[i]*2;
    }
    else{
        arr[i] = arr[i]-2;
    }
}
isEven(int a) {
    if(a & 1 == 0) {
        return 1;
    }
    return 0;
}</pre>
```

Assembly code of the above program

```
C/C++

lhi r0, 0

lli r1, 5


beq r0, r1, 12

adi r3, r0, 31

lw r2, r3, 0
```

```
jal r7, <mark>13</mark>
beq r4, r5, 3
adi r2, r2, <mark>-2</mark>
j 3
lli r5, <mark>2</mark>
mul r2, r2, r5
sw r2, r3, 0
adi r0, r0, 1
j -11
j 0
lli r5, 1
and r4, r2, r5
lli r5, <mark>0</mark>
adi r7, r7, 1
beq r4, r5, 5
lli r4, 0
jlr r6, r7
lli r4, 1
jlr r6, r7
data 1
data 4
data 10
data 3
data 15
```

Implementation-



Work Distribution—

Aniket	Apoorv	Kushaal	Shreya
 ALU DataPath code Small components code Assembler script 	 FSM code verification DataPath flow diagram Final documentation Program Ideation and debugging 	 FSM code Testing and verification Control flow instructions Control Bits documentation 	 Component codes Report pen paper designs Individual instruction Program design