

EE224: Digital Systems

IITB CPU

DESIGN

Members:

23B1247: Aniket Gupta

23B1258: Shreya Nigam

23B1266: Apoorv Goyal

23B1290: Matam Kushaal

IIT-B CPU

INSTRUCTION SET ARCHITECTURE

General properties -

1. 16-bit computer
2. 8 Registers means they can be coded in 3 bits.
3. Program Counter (PC)
4. Has 2 flags carry (c) & zero (z)
5. 3 machine code instruction formats (R, I, J type)

R-type

15	12	11	9	8	6	5	3	2	1	0
operation code		Register A (RA)			Register B (RB)		Register C (RC)		unused	unused
4 bits		3 bits			3 bits		3 bits		(1 bit)	2 bits

I-Type

15	12	11	9	8	6	5	0
Operation code				Register (RA)			Register (PC) Immediate
4 bits				3 bits			3 bits 6 bits signed

J-Type

15	12	11	9	8	0
Operation code		Register (RA)		Immediate	
4 bits		3 bit		(9 bits signed)	

Following instructions are to be implemented -

ADD	Arithmetic & (R-type) logic	ADI	Arithmetic (I-type)	(1) LHI	Memory	(1) BEQ	Control flow logic
SUB				(1) LL		(1) JAL	
MUL				(1) LW		(1) JLR	
AND				(1) SW		(1) J	
ORA							
IMP							

Components:

1. Arithmetic & Logic Unit (ALU):

For this we need ADDER-SUB, MULTIPLIER, AND, OR, IMP.

a. ADDER - SUBTRACTOR

A Full adder Unit:




FULL ADDER (FA)


Using 16 such FA we make an adder-subtractor.

$C_{in} = 0$: ADD


$C_{in} = 1$: SUB




b. AND





c. OR





d. ImPLY









Register File (RF)




Memory




Register



Instruction Register




Program Counter



State Machine Description For Instructions


For ADD, SUB, MUL, AND, OR, IMP.

① Tasks



State S_0 : Fetch Instruction

Update P.C.



State S_1 : Read operands

State S_2 : Do operation


State S_3 : Update Result

operation/connection

signals


S_0 :
PC \rightarrow Memory-Address
 \rightarrow ALU-A
Memory-Data \rightarrow IR
 $+1 \rightarrow$ ALU-B
ALU-C \rightarrow PC

Memory-Read
ADD
PC-en
IR-en




S_1 :
IR₁₁₋₉ \rightarrow RF-A1
IR₈₋₆ \rightarrow RF-A2
RF-D1 \rightarrow T1
RF-D2 \rightarrow T2

RF-en
T1-en
T2-en




S_2 :
T1 \rightarrow ALU-A
T2 \rightarrow ALU-B
ALU-C \rightarrow T1

operation
IR₁₀₋₈ \rightarrow ALU-select




S_3 :
T1 \rightarrow RF-D3
IR₅₋₃ \rightarrow RF-A3

RF-en



State Transition flow:




For ADI

Tasks

State S_0 :

Fetch Instruction



Update PC

State S_1 :

Read operand & Immediate

State S_2 :

Do operation

State S_3 :

Update Result

State S_0 :

PC \rightarrow Memory-Address

PC-en

\rightarrow ALU-A

Memory-Read

Memory-data \rightarrow IR

Add

+1 \rightarrow ALU-B

IR-en

ALU-C \rightarrow PC

State S_1 :

IR₁₁₋₉ \rightarrow RF-A1

RF-enread

~~IR₅₋₀ \rightarrow SE16 \rightarrow T2~~

T₁-en

RF-D1 \rightarrow T1

~~T₂-en~~

State S_2 :


T₁ \rightarrow ALU-A

ALU-Add select

IR₅₋₀ \rightarrow SE16 \rightarrow ALU-B

T₁-en

ALU-C \rightarrow T₁




State S_3 :

T₁ \rightarrow RF-D3


RF-enwrite


IR₈₋₆ \rightarrow RF-A3






State Transition

Flow chart




Load Higher Immediate (LHI)Tasks:

- | | |
|--------------------------|--------------------|
| ① Fetch Instruction | } → S ₀ |
| ② Update PC | |
| ③ Understand Instruction | } → S ₇ |
| ④ Update RF | |

S₇:

Date: / /



Load Lower Immediate (LLI)




Tasks:





- | | | |
|--------------------------|---|------------------|
| ① Fetch Instruction | } | → S ₀ |
| ② Update PC | | |
| ③ Understand Instruction | } | → S ₈ |
| ④ Update RF | | |

S₈:





Load (LW)Tasks:

- ① Fetch Instruction
 - ② Update PC
 - ③ Understand Instruction
 - ④ Fetch Operand (Read RA)
 - ⑤ Compute Memory Address
 - ⑥ Read Memory
 - ⑦ Update RF.
- $\left. \begin{array}{l} \text{①} \\ \text{②} \end{array} \right\} \rightarrow S_0$
 $\left. \begin{array}{l} \text{③} \\ \text{④} \end{array} \right\} \rightarrow S_9$
 $\left. \begin{array}{l} \text{⑤} \\ \text{⑥} \end{array} \right\} \rightarrow S_{10}$
 $\left. \begin{array}{l} \text{⑦} \end{array} \right\} \rightarrow S_{12}$




 S_9 : S_{10} :


Date: / /

S_1 :



S_{12} :



Store (SW)Tasks:

- ① Fetch Instructions } $\rightarrow S_0$
- ② Update PC } $\rightarrow S_0$
- ③ Understand Instruction } $\rightarrow S_{13}$
- ④ Fetch Operand } $\rightarrow S_{13}$
- ⑤ Compute Memory Address } $\rightarrow S_{14}$
- ⑥ Transfer Data to Memory } $\rightarrow S_{15}$

 S_{13} :


IR ₁₁₋₉ \rightarrow RF-A1	
IR ₈₋₆ \rightarrow RF-A2	
RF-D1 \rightarrow T ₁	T ₁ -en=1
RF-D2 \rightarrow T ₂	T ₂ -en=4

 S_{14} :

T ₂ \rightarrow ALU-A	ADD
IR ₅₋₀ \rightarrow SE16 \rightarrow ALU-B	
ALU-C \rightarrow T ₂	
	T ₂ -en=1

 S_{15} :

T ₂ \rightarrow Mem-Add	Write
T ₁ \rightarrow Mem-Data	



Branch on Equality (BEQ)

1100	RA	RB	6-bit Imm
------	----	----	-----------

Tasks:


- ① Fetch Instruction → S₀
- ② Update PC → S₁
- ③ Understand Instruction → S₁₆
- ④ Fetch Operands (Read RA, RB) → S₁₇
- ⑤ Check for equality → S₁₈
- ⑥ If R₁ == R₂, Update PC. → S₁₉

S₁₆:

IR ₁₁₋₉ → RF-A1	
IR ₈₋₆ → RF-A2	
RF-D1 → T1	T1-en=1
RF-D2 → T2	T2-en=2

S₁₇:

T1 → ALU-A	SUB	T1
T2 → ALU-B		T2


S₁₈:

PC → ALU-A	SUB
+1 → ALU-B	
ALU-C → T1	

S₁₉:

T1 → ALU-A	ADD
IR ₅₋₀ → SE16 → ALU-B	
ALU-C → PC	PC-en=1

Jump And Link (JAL)

1101	RA	9-bit	Imm
------	----	-------	-----

Tasks:

- ① Fetch Instruction $\rightarrow S_0$
- ② Update PC
- ③ Understand Instruction $\rightarrow S_{20}$
- ④ Finding PC before updation
- ⑤ Storing PC in RF $\rightarrow S_{22}$
- ⑥ $PC = PC + Imm.$ $\rightarrow S_{21}$

 S_{20} :

PC \rightarrow ALU-A	SUB
+1 \rightarrow ALU-B	
ALU-C \rightarrow T1	

 S_{21} :

T1 \rightarrow ALU-A	ADD
IR ₈₋₀ \rightarrow SE16 \rightarrow ALU-B	
ALU-C \rightarrow PC	PC-en=1

 S_{22} :

IR ₁₁₋₉ \rightarrow RF-A3	RF-en=1
T1 \rightarrow RF-D3	

Jump and Link Register (JLR)

1111	RA	RB	000000
------	----	----	--------

Tasks:

- ① Fetch Instruction } $\rightarrow S_0$
- ② Update PC } $\rightarrow S_0$
- ③ Understand Instruction } $\rightarrow S_{23}$
- ④ Finding PC before updation } $\rightarrow S_{24}$
- ⑤ Store previous PC in RF } $\rightarrow S_{25}$
- ⑥ $PC = PC + Imm.$

 S_{24} :

PC \rightarrow ALU-A	SUB
+1 \rightarrow ALU-B	
ALU-C \rightarrow T ₁	T ₁ -en

 S_{25} :

IR ₁₁₋₉ \rightarrow RF-A3	RF-en=1
T ₁ \rightarrow RF-D3	
T ₂ \rightarrow PC	PC-en=1

Jump Unconditionally (\neg)

15	12	11	9	8	0
1110	R_n	Immediate			

Tasks:


- ① Fetch instruction
- ② Update PC
- ③ Understand
- ④ Compute new address
- ⑤ Update PC


S_1	$IR_{11-9} \rightarrow RF-A1$ $IR_{8-6} \rightarrow RF-A2$ $RF-D1 \rightarrow T1$ $RF-D2 \rightarrow T2$	$T1-en = 1$ $T2-en = 1$
-------	---	----------------------------

S_{26}	$PC \rightarrow ALU-A$ $+1 \rightarrow ALU-B$ $ALU-C \rightarrow T_1$	$ALU-select = SUB$ $T1-en$
----------	---	---

S_{27}	$T_1 \rightarrow ALU-A$ $IR_{8-0} \rightarrow \boxed{SE16} \rightarrow ALU-B$ $ALU-C \rightarrow PC$	$ALU-select = ADD$ $PC-en$
----------	--	-------------------------------


$S_1 \rightarrow S_{26} \rightarrow S_{27}$





Various Programs to test 15 Instructions

1. ADD:



C/C++


```
LLI R0,5
```

```
LLI R1,11
```

```
ADD R2,R0,R1
```

- Therefore R2 has 16 stored in it.

2. SUB:



C/C++


```
LLI R0,5
```

```
LLI R1,11
```

```
Sub R2,R0,R1
```

- Therefore R2 has -6 (in 2s complement) stored in it.

3. MUL:



C/C++

```
LLI R0,5
```

```
LLI R1,11
```

```
MUL R2,R0,R1
```

- Therefore R2 has 55 stored in it.


4. ADI:



```
C/C++
LLI R0, 5
ADI R1, R0, -10
```


- Therefore R2 has -5 (in 2s complement) stored in it.

5. AND:




```
LLI R0, 011110101
LLI R1, 010101011
AND R2, R0, R1
```

- ## 6. ORA:



- Therefore R2 has 0000000001101111 stored in it.

7. IMP:




C/C++

```
LHI R0,00000101
LHI R1,00001011
ADD R2,R0,R1
```

- Therefore R2 has 1111111111111011 stored in it.

8. LLI:




C/C++

```
LLI R0, R1, (01111111)
```

- Therefore 11111111 loaded in 8 LSBs of R0

9. LHI:



C/C++

```
LHI R0, (01111111)
```

- Therefore 11111111 loaded in 8 MSBs of R0

10. LW:

C/C++


```
LLI R0, 011111111
```

```
SW R0, R1, 3
```

```
LW R2, R1, 3
```

- First load a data into R0
- Store it at address R1+3
- Load the data at R1+3 into R2

12. BEQ:



C/C++

```
LLI R0, 011111111
```

```
SW R0, R1, 3
```


```
LW R2, R1, 3
```

```
-
```

```
BEQ R0, R2, -4
```

- Load data in R0 and R2 similar to previous code and BEQ if the the values are equal to start of the program

13&14. JAL and JLR:



C/C++

JAL R0, 3


-

-

JLR R1, R0, 0

- Jump to the 4th instruction and store current value of PC in R0
- Now jump to the PC stored in R0 and store this PC in R1

15. J



C/C++

LLI R0, 5

```
J 3
-
-
-
LLI R1, 11
```

- We have jumped from the PC=1 to PC=4 using the J 3 instruction.

Implementing a Simple Program-

- Pseudo code of program-

```
for(i=0;i<g;i++)
{
    if(isEven(arr[i])==0){
        arr[i] = arr[i]*2;
    }
    else{
        arr[i] = arr[i]-2;
    }
}
isEven(int a){
    if(a & 1 == 0){
        return 1;
    }
    return 0;
}
```

- Assembly code of the above program

```
C/C++
lhi r0, 0
lli r1, 5
beq r0, r1, 12
adi r3, r0, 31
lw r2, r3, 0
```



```

jal  r7, 13
beq  r4, r5, 3
adi  r2, r2, -2
j  3
lli  r5, 2
mul  r2, r2, r5
sw   r2, r3, 0
adi  r0, r0, 1
j  -11
j  0
-
-
-
lli  r5, 1
and  r4, r2, r5
lli  r5, 0
adi  r7, r7, 1
beq  r4, r5, 5
lli  r4, 0
jlr  r6, r7
-
-
lli  r4, 1
jlr  r6, r7
-
data 1
data 4
data 10
data 3
data 15

```

Implementation-

Work Distribution—

Aniket	Apoorv	Kushaal	Shreya
<ul style="list-style-type: none">• ALU• DataPath code• Small components code• Assembler script	<ul style="list-style-type: none">• FSM code verification• DataPath flow diagram• Final documentation• Program Ideation and debugging	<ul style="list-style-type: none">• FSM code• Testing and verification• Control flow instructions• Control Bits documentation	<ul style="list-style-type: none">• Component codes• Report• pen paper designs• Individual instruction Program design