

CERTIFICATE OF COMPLETION

This is to certify that

Aniketh Bandi

from **BVRITN** has
successfully completed the **Essentials of RTL Verilog Coding and Essentials of VLSI Testing & Verification – I**
Modules for **60 hours** as part of **VLSI Design** program, conducted by HCLTech.



16 February 2026

Date of issue