
# SIMATS School of Engineering

# Microprocessors and Microcontrollers

01 0 1 00 011

**Electronics and Communication Engineering** 

01 0 1 00 011



Saveetha Institute of Medical And Technical Sciences, Chennai.



### SAVEETHA SCHOOL OF ENGINEERING DEPARTMENT OF ECE CONCEPT MAP TOPICS



SHP		Engineer to Excel	10	ovoo addressing modes	7		Operating windes of 6255/6254	10
	ECA10 Microprocessors and			✓ Immediate addressing	9		✓ Control Word	16
	Microcontrollers			✓ Register addressing	9	30	Microcontroller 8051 architecture	17
	Trife deduct due 5	Concent		✓ Direct addressing	9		✓ Block Diagram of 8051	17
Topic	Topic	Concept Map		✓ Indirect addressing	9		✓ Criteria in Choosing a Microcontroller	17
No	Topic	number		✓ Based addressing	9	25	✓ Features of 8051 and PIN Diagram	17
110	UNIT I 8085 MICROPROCESSOR	Humber		✓ Indexed addressing	Q	27	✓ Sample & Hold and Multiplexer	17
	ARCHITECTURE AND			✓ Base plus Indexed addressing	0	31	Memory Organization and Special Function	18
	ASSEMBLYLANGUAGE PROGRAMMIN	VC			9		Registers	
1	Microprocessor	1		✓ String addressing	9	32	Special Function Registers in 8051(SFR)	18
1	✓ PIN diagram	1		✓ Direct I/O Port addressing	9		Memory Organization and SFR of 8051	18
		1		✓ Indirect I/O Port addressing	9		Registers in 8051	18
	Registers of 8085	1		✓ Relative addressing	9		UNIT V RISC AND ARM PROCESSORS	
	✓ General Purpose register	(4)		✓ Implied addressing	9		FUNDAMENTALS	
•	✓ Flag Register	1	19	8086 Instruction set	10	33	✓ The RISC revolution	19
2	8085 programming model	2		✓ Data transfer operations	10	34 35	✓ Characteristics of RISC Architecture	19
	✓ Futures of 8085	2		✓ Arithmetic operations	10	33	✓ The Berkeley RISC	19
	✓ Architecture	2		•		36	✓ Register Windows	19
3	computer languages	3		✓ Logic operations	10	37	✓ Windows and parameter passing	19
6	✓ 8085 MPU	3	20	✓ String Manipulation	10	38	✓ Window overflow	19
7	✓ Example of 8085 based		20	Branching and Looping	11	39	✓ RISC architecture and pipelining	19 19
	microcomputer	3		✓ Control transfer	11	40	✓ Pipeline bubbles	19
8	✓ Assembly language Program	3		✓ Processor control	11	41	✓ Accessing external memory in RISC	19
	✓ Execution steps	3		✓ Conditional branching instructions	11		systems	19
	<b>UNIT II PROGRAMMING WITH 8085</b>		21	8086 Assembly language programming	12	42	✓ Reducing the branch penalties	19
9	Introduction to 8085 instruction set	4	22	Generation of I/O ports	12	42	✓ Branch prediction	19
	✓ Instruction format	4	23	Performing 16-bit operations with 8086	12	44	ARM Processors	20
10	Data transfer operations	4	24	Interrupts of 8086	13		✓ ARM Architecture	20
11	Arithmetic operations	4		✓ Types interrupts	13	45	✓ ARM Registers	20
12	Logic operations	4		✓ Hardware interrupts and Signals	13		✓ Why ARM is so Efficient?	20
14	Programming Techniques: Looping, counting and	5		✓ Software interrupts	13		✓ ARM Features	20
	Indexing			•			✓ Naming ARM	20
	✓ Branching Instructions	5		✓ Maskable interrupts	13		✓ Types of ARM Architecture	20
	✓ Looping in 8085	5		✓ Non maskable interrupts	13		✓ ARM Design Rules	20
15	Addressing modes of 8085	6		UNIT 4 PERIPHERALS INTERFACING AND			✓ Load/Storage Architecture	20
	✓ Immediate addressing	6	25	MICROCONTROLLERS  Programmable Parisheral Interface	14	46	✓ ARM instructions	21
	✓ Register addressing	6	25	Programmable Peripheral Interface		47	✓ The ARM built-in shift mechanism ARM	21
	✓ Direct addressing	6	26	Features of 8255	14		branch instructions	21
	✓ Indirect addressing	6		<ul><li>✓ Signals of 8255</li><li>✓ Operating Modes of 8255</li></ul>	14	48	✓ sequence control	21
	✓ Implied addressing	6		Control Word	14 14	49	✓ Data movement	21
16	Interrupts of 8085	7	28	Intel 8279 Keyboard Display controller	15	50	✓ memory reference instructions	21
10	✓ Hardware interrupts and Signals	7	20	✓ PIN Details of 8279	15	51	Advances and Applications	22
	✓ Software interrupts	7		✓ Internal Architecture of 8279	15		✓ Research Scope	22
	•	•		Applications of 8279	15		✓ Applications of Microprocessors	22
	UNIT III 8086 MICROPROCESSOR ARCHITECTURE AND		29	Programmable Interval timers	16		✓ Applications of Microcontrollers	22
	INTERFACING			✓ 8253/8254 Programmable Interval Timer	16		✓ Practical Significance	22
17	Intel 8086 internal architecture	8		√ Features of 8253/8254	16		✓ Research Ideas	22
	Futures of 8086	8		✓ Block Diagram of 8253/8254	16		✓ Programming Tools	22
	Tutties of odoo	U		✓ Data Bus Buffer	16		Trogramming 10015	

Architecture of 8086

8086 addressing modes

18

Registers and PIN Configuration

✓ Read/Write Logic

✓ Working of Counter✓ Operating Modes of 8253/8254

16


16

16

8

8

Diagram & Registers RESET OUT: Reset all devices which a) General Purpose Registerst What is microprocesson? Ro used to nead data from I/o devices on memory. \* Computer's Central Processing (cp) are connected with Up. \* Contains 6 general purpose : Another master neguesting negisters (BICIDIE, H&L) Read -> Active Low built on single Ic CIntegrated cincuit HOID to use the address & is called a microprocesson. WR: used to write data on \* combination of two 8 bit data bus. Ho Devices on memory \* Microprocessom consists of Alu negister called negister pain. white -> Active Low : + HOLD Acknowledge HLDA CAgnithmetic & Logic unit), control (Holds 16 bit data). \* Indicates the cpu hay unit and Registers. REMOY: used to check the status (B-C, O-E & H-L) neceived HOLD Request git of output Devices. 8085 Pin Diagram :-3) Program Counter: will relinquish the bus Low -> HP will wait till \* 16 bit special purpose register (1) high in next clockcycle. \* Holds address of memory of \* HLDA set to Low XI TI 40 Vec TRAP: After Enabled, nestant rext instruction to be executed after HOLD Signal 39 Hom REST -3 occurs and execution starts semoved. 38-HLDA \* Track the instruction in a from address oo 24H SoD 37 -CLK (DUT) 510 +5 \*Serial output data lines Program when executed. 34 RESETIN TRAP -6 -> Highest Priority interrupt 35 - READY \* Increment the content of RST1-5+7 \* set/Reset Specified by 34- In/on RSTUS - 8 -> Non maskable interrupt next Program Counter (Pc) during SIM Instruction. RSTS-5-9 31- P.O execution. 8085 INTR- 10 RSTS.5), \* Maskable interrupt \* Serial Input data lines. SID 31- WR INTA -U 4) Stack Pointen (SP): RST6.5 30 - ALE ATD - 12 \* Low Prionity than # Data is Loaded into 29-50 RST7.51 13 Accumulation whenever #16 bit special purpose register 28 ADL - 14 used as memony pointer. RIM instruction overeld 27 - AV4 APPS - 15 INTR \* pontion of RAM (controls the 26 - ATR INTR-> interrupt AD4 + 16 · Vac -> ±5V Vcc & Vss 25 A11 ADS -17 address of stacks. request signal after VSS -> Ground INTA 24- 311 AD5-18 Up generales INTA 5) Instruction Register (IR): 19 23- A-16 Status codes of 8085: GND-20 (Interrupt Acknowledge) \*Holds opcode of the instruction 21 - Ag SI Operations 50 Signal (Lowest Privaity which is being decoded & executed. HALT Interrupt) Some important Pins are: 6) Temporary Register: (8 bit rgister) WRITE ? Two modes of operation TO/m \* Holds data during ALU operation. ADO -ADy: multiplexed Address READ. D I/o mode (Io/m =1) \* Not accessible to programme FETCH & Data lines. 2) memory mode (IO/m=0) Flag Register: of 8085: A8 - A15 XIIX2 Higher onden Address \* Chystal oscillator used for \* Five filpflops to serve asstaty internal clock generator. \* used for temporary storage set/reset according to ALU \* Frequency divided by two and manipulation of data & instruction : Address latch enable is operations ALE By B& Br B4 B3 B2 B1 B0 an output signal. It goes \* Data genain in the register till CIKCOUTS: System clock from device high (1) when operation - AC sent to I/o devices on memory. Connected with the Up 1) Accumulation (A): 519n 2000 : Reset the up by setting the RESET IN 50,51 ! Status signal used to \* 8 bit Register associated with Alu Aruxi liary & Carry Program counter to zero. indicate type of operation. COUTY - PRAITY \* Hold one operand of ALU operation.



WRITE AND EXECUTE
ASSEMBLY LANGUAGE
PROGRAMMING OF 8085.

white, assemble and executing Assembly language programming of 8085 to add two numbers. The three tasks are involved in this program \*\* Load two has rumbers Add two numbers

\* Store the result in the memory

These tasks for wonte and executing assembly language program of 8085 is represented by flow chart.

Load two hos.

Add two mes.

Store The Result

TASIC OF INSTRUCTIONS.

Tasic 1 Instructions.

MV1 A, 20H; Load 20H

MVI B, 40H; Load 40H

Task 2 Instructions:

ADD B; Add two numbers and Save in Areq.

COMPUTER LANGUAGE, 8085 BASED MICRO COMPUTER, HOW TO WRITE ASSEMBLY LANGUAGE

Task 3 Instructions:

STA 220H; Store the result in memory 200H.

and Stop.
Data 1:23; Data 2: 35; output: 58.

Assembly language program

Memony Address	Opcodes	Mnemonis
4100	34	LDA 4150
4101	50	racer.
4102	41	
4103	47	MOV B, A
4104	3 A	LDA 4151
4105	51	
4106	41	
4107	80	ADDB
4108	32	STA 4152
4109	52	
410A	41	
4108	76	HLT

1. Reset the microprocessor System by Pressing the RESET Key.

2. Enter into store mode by pressing SET Kay.

3. Enter the address of the memory where the first hex code is to be stored using hex keeps.

4. Entere the hex wode using hex keys.

5. Increment the memory address by I using INC Key.

6. Repeat steps 4 and 5 until the last hex code.

Hemory Input Devile Sold micro computer.

Hemory Input port subput port.

Control Bus.

8085 MPV

Computer Languages

Machine language - low level language first developed in first generation computing - written in bilinary codes. (o and 1).

2) Assembly language - Second generation programming language - using english words, names and symbols - necessary for any processor.

3) High level langueige - Programming language 3) est: PASCAL, FORTAN, CH etc.

	80	85	INSTRU	CTION	Set				
Instruction format:	* Similar to LDA &S	TA, LO	АX		3) Logic	of Trytructi	on:		•
* One Byte Instructions	por 16 bit notation ( 2) Arithmetic Interes	.2~>M :tion:-	C)		Intruction	1 Explanation	m Flags	Addressin	2 Example
Eg: RRC, CMA, MOV B, C	Intluction - 1 +	<del></del>			ANA x	AC-GA) N	H) 24U	Register	ANAC
* Two Byte Instructions	ADDA ACATA	MLL MLL		ADD B	16-MC	7/100			
Eg: MVI B, 45H	MODM MENTE				MNA M	94 E-(4) 1 CA	1 ~111	Register	ANAM
* Three Byte Instructions	26-MC	-	Register inclina	MOOM	26-MC			indirect	
Eg: GALL, JMP	&-MC	1	Register	- MCC B	ANI data	A (-(A) 1 (de	ta All	Immediate	AN1 22+1
Instruction set:	ADCM ALAHUL	H ALL	Register indirect	MOCM	26-MC	1			
1) Data transfer Instruction Set:	ADI data XEX+Date 2 - MC		Immediate	401 45H	·) ORA 1,	ORAM, ORI O	, OR an	d Exor operation (A←(A)(v)(A	dus Can expressed a
* No flags are affected	ACI data A = x + data.	+ 444	Immediate	ACI 50H	2) XRA H.	XR-AM YOU	14	ALANU(M)	<b>^ )</b>
Instruction Explanation Addressing Example	DAO AP H-LC-HLHE		Register	DAD B		( )	Data	अस्क) ५ (M) वि:अस्क्ल) क(	k) (m)
Mov ry, ha richa Register Mov A, B	3←MC		,		CMA GIEM	ACA	None	Implicit	CMA
1→Machine Gycle (Mc)	Similar to Addition,	Subtrac	ction Can be IBM SUI data,	entpressed as	STC	CYETY	СУ	Implicit Implicit	STC STC
MOVE, m ME [HL] Register MOV B, M	INR & MC-94	MIL	Register Register		.IEMC	Set covery		Signici	016
MOV Min [HI] & Register MOV M, C	INR M (HL) E	exept	Deal	INRB	CMPL	Compare of End	AU	Register	CMPB
26-MC Indired	3-MC (HL)+1	except cy	indirect	INRM	16-MC	(A)B, N(B, 71 = B)			
MVIH, Data M - data Immediate MVIB, 45H	INX AP APC-AP+1	None	Part	~	CMPM		AU I	Indirect	CMP M
LX1 rp, Octo rp = 16 bit inunciale LX1 H, 2000H		10214	Register	INX H		CAADAAAA			CPI 22H
36-MC 8 bit 15B	DAM Decimal			•	2EMC	AN4169N		Implicit	
LDA addr A ( Caddr) Quect LDA 2000H	*djuit Acc	_		OAA .		MOC Ny CY E-My		suprecest	RLC
STA addr [addr] (->1 Direct STA 3000H	Similar to in Gen	next, De	Crement instru	et is	RRC	RUMKIN RIC AN CAN+1	су	implicit *	RRC
SHLD addy [Ch] = Caddy] Direct LHLD 2500H SHLD addy [Caddy ] Chi	infrance as DCG	en, oca	em, dex rp.			41 C40			
5-MC [CaddyH] CH Object SHID 2600H					RAL S	A 4 1	CY (	Implicit	RAL
*CHG [HL] => [OE] Register XCHG					* Similarly	AOC-CY	Annual Col		

1	BRANCHING	LOOPING COUR	UTING and INDEXING OPERATION	S		
JUMP:				KETURN.	- D - C -	
CONDITION	OAL JUMP INSTRUCT	Tons:-	Three Types & Branching:	CONDITI	ONAL KET UNSTRUCTION	SNS
Instruction	Explanation	Example	1) Jump (Conditional & un Conditional	Instruction	Explanation Return on Carry CF:1	Edample
	Jump on Carry if	Jc 2000	3 CALL (Conditional & un Conditional) 3 RET (Conditional & un conditional)	RC	Kehin on lang cf:1	RC
JC	Gry flag is 1			RNC	Reharn on No Carry CF:0'	RNC
SNC	Jump on No Carry If Carry flag is o'	JNC 2050	UNGNOTIONAL JUMP 8- JMP address; Jump to The address	RZ	Rehin on Zero ZF:1	RZ
Jz	Jump of Zero 15	JZ 2000	JMP address; Jomp 1.  Ex: JMP 2000.	RNZ	Return on No Zero ZF:'d	RNZ
JNZ	Jump on No Zero, It	JNZ 2050	- CALL &-	RPE	Rehim on Parity EVEN PF: 1	RPE
JPE	Jump on Parity	JPE 2000	CALL address; (all 70	RPO	Return on Parity ODD PF:0	RPO
	Evem; Pf is 1		1 NITIONAL RETURN OF	RM	Return on Minus Signflag: 1'	KM
JP0	Jump on Parity ODD: Pris'o	JPO 2050	RET address; Return to the address	RP	Return on Minus Signflag: 1' Return on Plus Signflag: 0'	RP
0 ' '	Jump on Sign Minus' If SF 15 1'	JM 2000	Ex: CALL 2000	525	STPUT & STACK Inst	truchions:-
JP	Jump on sign plus'	JP 2050	Ex: RET	INPOIT OF	addiess. Input to ac	comulator
CALL:	J		Looping in 8085:		hram = 10	
*	NAL CALL INSTRUCT	-: 2 Nos	-> Instructs Microprocessor to repeat	*OUT YOUT	address; output from	t accomunition
Instruction	Explanation	Example.	O Continous Loops		; push content op =	stack.
CC	Call on Carry	CC 2000	a Conditional Loops.		; push processor state	
CNC	flag CF: 11 Call on No Carry		Continous Loops :- Repeats a task Continously.	* Dod Dow	Pop Content from , Pop Processor State	w Word.
	flag CF:0	CNC 2050	Continously.  Conditional Loop: Repeats a fask if Some  Conditional Loop: Gooditions are Satisfied	MACHINE	CONTROL INSTRU	octions:-
	Cathon Zero flag ZF: 1	Cz 2000	Start		A A	
CNZ	Call on No Zero Hay ZF:0	CNZ 2050			; Halt ; Exchange stack top : HL-pair to stack	pointer.
CPE	Call on Parity Even	CPE 2000	Parform Task	<b>发 任工</b>	· FUXPIG -	
C PO	Call on Parity ODD			* DI	; Disable Interrupt Ma	esk
	(F: 0	cpo 2050	Go BACK	* RIM	; Read Interrupt M	lask
	Call on Minus SF:1 Cell on Plus SF:0	CM 2000 CP 2050	Repeat	* Nop	, do operation.	
Fir pure.			Howdart for Continous loop			

ADDRESSING MODES OF 8085

Various ways of accessing data are Called Addressing modes

Types of Adolressing Modes Supported by 8085 Microprocessor

\* I momediate addressing \* Register addressing + Direct addressing \* Indirect addressing \* Implied addressing

# Immediate add

\* Data is Written as part of Instruction Ex 11 MVIC, 8FH

8F = 8FH 2. LXI H, 47 V2CH H L 47 2C (= 472C)

3. SUI 46H A = A - 46

4 XR. 7D A = A XOR 7D Register Addressing Indirect Addressing

\* Data is given by a register Eseamples:

1 ADD D ACA+D 2 DAD B HL E HL+BC 3. MOV A, E

AEE

Direct Addressing

\* Address of a data is specified in am Instruction. Examples:

1. STA 4500H

2. LHLD AZFOH

4500 A

LEAD FO

H < A2F1 []

3, IN 86H

A = 86H (Input David

4 OUT C8 CB(output Device) = A

\* Address of a data is given by a register addressing model using-

Escamples: 1. MOV A, M M- Memory

A = M(HL)

2. CMP M A & M Comparred nel Flag updated.

Implied or Implicit

Addressing

\* Instruction itself Specified the data to

be operated

Examples: 4. STC

CY = 1 1. CMA S. CMC A CYCCY

Rotate Accumulator right through Corroy

3. RLC Rotate Accumulator Lost once

\* Add two 8-bit numbers 2A and B8 to demonstrate various

Immediate -ALP

MVI A, DAH ADI B8H STA 5750H OUTPUT HLT 5750; E2

Register

MVI A, B8H MVI E, DAH ADD E output STA 5750H S750: E2 HLT

Indirect

LX1 H, 4500H


MOV A, M INX H ADD M FIP (4500:2A INX# 0/74502: ED MOV M.A HLT

2A>00101010 B8 =>10111000 +

11100010 = 2

Interrupts in 8085 Microprocessor \* Effective way of Serivicing Input/Output devices is called Interrupt. It is classified into Handwire interrupts and Software Intempts ISR in the Memory.

# Hardware Interrupts & Signals



TRAP: It B' a non maskable Interrupt. It is Edge and level triggered. TRAP has highest

RST 7.5: It is a maskable Interrupt. It is positive edge triggered interrupt.

KST6.5 & RST5.5:

These are level triggered interrysts The RST 6.5 has third priority and 5.5 has fourth priority. These are maskable intempts.

INTR. It is a maskable Interrupt. It is not the vector interrupt. It has lowerst priority interrupt

\* Software Interrupts

\*When Microprocesser executes certain Instructions, control is transferred to predefi

\* There are Eight Software instructions as intempts in 8085 Microprocessor

				ISR:
50	Instruc -tian	Op Code	Vector address	Interrupt
	RSTO	CŦ	0000 #	Service
2	RST 1	CF	H8000	Routine
3	RST2	D7	o do H	It is a
4	RST3	DF	00184	program to
	RST4	E7	0020H	Service an
1	RST5	EF	00284	interrupting device, which
7	RST 6	F7	0030H	is located of
	RST 7	FF	0038H	address.

\* SIM: Set Interrupt Mask. It is used to disable the Maskable intempts in 8085 Microprocessor. If mask bit =1 then it is disabled

\* KIM: Read Interrupt Mark After exicuting this instruction, Accumulator will give the Status of the interrupts masking in 8085 Missopsocresson

2086 MICROPROCESSOR > 8086 Microprocessor consists of two units PIN CONFIGURATION FEATURES 1. Bus Interface Unit Ly Contains Segment Registers, Instruction -> Design: Intel-1976 -> Updated Version of 8085 Microprocessor Pointer and 6 Byte Instruction Queue GND I > 16 bit, N- Channel High Speed Metal Oxide 2. Execution Unit 39 - 1 /S3 4 Contains Programmable Registers, -> Built on Single semi conductor chip and Index Registers, Pointer Register and Packed in 40 pin IC pack (Dual Inline Package) 36 A A A / S / S / S Flag Registers. & ALU -> Uses 20 Address lines & 16 Data lines 35 = A19 / SG 34 1 BHE / S, REGISTERS Addresses up to 2° = | Mbyte Memory 33 MN / MX AH Size of Ilo: 32 - RD SS FLAG BH AD 10 31 RO/GTD 51 (HOLD) 8086 ARCHITECTURE PSW CH CX RQ 16T (HLDA) AD<sub>5</sub> 31 JH LOCK (NR) IP SEMMENT GENERAL POINTER (MIIO) INTERFACE REGISTERS PURPOSE (DI/R) UNIT INDEX REGISTERS 6 Byte (DEN) CS- Code Segment AX - Accumulator SS - Stack Segment SP-Stack Pointer (ALE) BP-Base Pointer DS - Data Segment Cx - Counter (INTA) QS, ES - Extra Segment SI - Source Index Dx - Data NM 17 Offset 21 - Destination Index TEST Maximum INTR 18 Two Operating modes: CIRCUIT CONTROL IP-Instruction Pointer READY UNIT CLK 19 FLA65 RESET TIMINO GIND 20 11 10 9 8 7 6 TSZXACXPXCy \* Vcc -> Power Supply => +5 V Control Flags Conditional Flags \* ADo-AD -> A 16 Bit Address Data Bus \* A16 - A19 > Higher Order Address lines & Multiplexed with Status signals \* Trap Flag (T) \* Carry Flag (Cy) EXECUTION UNIT \* Auxiliary Flag (Ac) \* Interrupt Flag (I) \* BHE /S7 > Bus High Enable / Status \* Parity Flag (P) \* RD -> Read , GND - Ground \* Direction Flag (8) \* RESET -> System Reset \* Zero Flag (Z) \* CIK(1/P) -> Clock 5, 8, 10 MHZ Direction Direction \* INTR -> Interrupt Request \* Overflow Flag (0) \* NMI -> Non Maskable Interrupt Request

Types of Addressing modes: ( 1) Register Addressing Good (2) Immediate Addressing (3) Direct Addressing Supply 4) Register Indirect Addressing 5) Based Addressing 6) Indexed Addressing 1) Based Index Addressing 8) String Addrewing The POIL addressing (10) Indirect Ito Pont Addressing mouph 11) Relative Addressing Smoop ( 12) Implied Addrewing. D Register Addressing: -The instruction will specify the name of the negister which holds the data to be operated by the in struction. Eq :- MOV CLIDH (CL) (DH) 2) Immediate Addressing: An sbit on 16-bit data is specified as part of the Instruction Eq :- MOV DL108H => (DL) = 08H MOV AX, DAGFH =) (AX) (= OA9 fin 3) Direct Addrewing !-\* The effective address of the memony Location at which the data is used. operand is stored. \* effective Address will be 16 bit nomber . Eg: MON BX [13545] ; BXX [1374] MON BY [0600#1 Bre[00]

```
WRegisten Indirect Addrewing -
* Name of the negister which holds and a signed & bit on unsigned 16
the effective address [EA] will be
specified in the Instruction.
* Register used to hold EA are
   BX, BP, DI, SI
Eq: MOV CX/[BX]
operation :-
  EA = (Bx)
  BA = (DS) x/6 10
  MA = BA + EA
 (cx) \leftarrow (ma)
      (M)
 (CL) & (MA)
 (CH) (MAH)
5) Based Addressing:
* Bx on Bp is used to hold the
base value for effective address
and a signed 8 bit on unsigned 16-
bit displacement will be specified.
* In case of 8 bit displacement,
signed extend to 16 bit before
adding base value.
* Bx holds base value of EA, 20 bit
PA is calculated from Bx & Ds
* BP holds base value of EA, BP & SS
Eq: MOV AX, [BX + OFH ]
 Operation:
   430 -> 43000
    EA = (Bx) + 0008H
   BA = CDS) x 16 10
   MA = BATEA
```

AX (ma)

```
8086 Addressing Modes (6) Indexed Addressing:
                                                      * used to access data from standard
                     *SI on DI register is used to hold
                                                      1/0 mapped devices on pont.
                     on Index value for memory data
                                                       E9: IN AL, [09H]
                                                      operation: - Pontadon = 09#
                     bit displacement will be specified.
                                                                (AL) ( CPontaddn)
                     Eg: MOV Cx, [SI+ Onatt]
                     operation :-
                                                      11) Relative Addrewing:
                          FFAZH COARH
                                                      -> EA of program instruction is
                          EA = (SI) + EFA 24
                                                      specified relative to IP by 8 bit
                    7) Based Index Addressing: -
                                                      displacement.
                    * EA is computed from the sun of
                                                       Eq: JZ OAH
                    a base negister (Bx on BP), an
                                                      12) Implied Addrewing ! -
                    index negister (SI on DI) and
                                                      - shave no operands
                     displacement.
                                                      Eg:- CLC
                     Eg: MOV DX, [BX+SI +OAH]
                                                      Identify the Addressing
                     Operation:
                          HAO -> HAOOO
                                                      modes of following Instr
                          EA = (Bx)+(SI)+000AH
                                                      ADD CX, [2100H]
                     8) String Addrewing !-
                                                      DIV BX
                     -> Employed in String operation to
                                                      IN AL, [1000H]
                     operate on String daita.
                                                      OUT AX, AX
                     -> EA of Source data is Store in SI
                     EFF of destination data is stored in
                                                      AND CX, [BX+SI]
                     DI.
                                                      SUB CX, 4567H
                     Eg: - MOVS BYTE
                                                      XOR CL, [BX+8]
                     Operation !-
                     calculation of Source memory:
                                                      ADD AL, CDI+6
                     EA=CSI) BA= (OS)x1610 MA=EA+BA
                                                     SUB CH, [Bb+DI]
                     Calculation of destination memory:
                     EAE = COI) BAE = (ES) ×1610
                                                     AND AH, [BX+SI+7]
                                  MAE = BAE + EAR
                                                      LA SUT
                     9) Direct 7/0 Port Addrewing =
                                                      SCANSR
                     b) Indirect I/o Pont Addressing:-
```

8086 INSTRUCTION SET

# INSTRUCTION SETS OF 8086 MICROPROCESSOR

# TYPES OF INSTRUCTION SETS

- \* DATA TRANSFER
- \* ARITHMETIC
- \* LOGICAL
- \* STRING MANIPULATIONS
- \* CONTROL TRANSFERS
- > PROCESSOR CONTROL

# \* DATA TRANSFER

MOV = MOVE

Register | Memory to | from Register

Immediate to Register Memory

Immediate to Register

Memory to Accumulation

Accumulator to Memory

Registor Memory to segment Registu

segment Register to Register / Memory

PUSH = push :

Register Memory

Register

Segment Register

POP = POP:

Registor | Memory:

Register

Segment Register

XCHG = Eachange

Register Memory with Register Register with Accumulator IN = Input from:

Fixed port

Vorable Port

XLAT - Translate Byte to AL

LEA = Lood EA to Registur

LDS = Load points to Ds

LAHF = Load AH with Flogs

LES = Load pointer to Es

SAHF = Store AH "into Flogs

PUSHF = push Flags

pope = pop flogs

# \* ARITHMETIC

ADD = Add:

Reg Memory with Register to Ether Immediate to Register I Memory

ADC = Add with carry:

Reg I Memory with Registurto Ethn Immediate to Register/Memory

Immediate to Accumulator

INC = Increment:

Registur I memory

Registor

AAA = ASCII Adjust for Addition

DAM = Decimal Adjust for Addition

SUB = Subtract

Reg | Memory and Register to Either

Immediate from Register Memory Ironediate from Accumulator.

SBB = Subtract with Borrow

Regimentary and Register to Cither

Immediate from Register Memory

Immediate from Accumulation

Dec = Decrement:

Register / Memory

Registur

NEG = Change Eign

CMP = compare:

Registur/Memory and Registur

Immediate with Register | Memory gramediate with Accumulator

AAS = ASCH Adjust for Subtract

DAS = Decimal Adjust for Subtract

MUL = Multiply (unsigned)

1MUL = Integer Multiply (signed)

AAM = ASCII Adjust Multiply

DIV = Divide (Unsigned)

1DIV = Integer Divide (Signed)

AAD = ASCII Adjust for Bivide

CBW = convort Byte to word

CMD = CONNert word to boubleword

### \* LOGICAL

NOT = Privert

SHLISAL = Shift Logical /Arithmetic

Left

SHR=Shift Logical Right

SAR = Shift Arithmetic Right

ROL = Rotate Left

ROR = Rotate Right

RCL = Rotate through carry Flog. Left

RCR = Rotal through corry Right

AND = And:

Regimemory and Register to 6thin

ammidiate to Register / Memory

Immediate to Acculator

TEST = And Function to Fbgs,

NO Result:

Register I Memory and Register Immediate Data and Register!

Memory

ammediate pate and Reumulator

OB = 0214

Reg Internory and Register to 6thm

Immediate to Register Memory Immediate to Accumulator

YOR = Exclusive or:

Reg | Memory and Register to 6th

promediate to Register Itemory Immediate to Accumulation

# STRING MANIPULATIONS

Rep = Repeat

Movs = Move Bytelword

CMPS = compose Byte/word

SCAS = SCAN Byte I word

LODS = Load Byte | wd to AL/AX

8 tos = 8 tor Byte | wd from A4A

G OF BRANCHING AND LOOPIN

# INSTRUCTION SETS OF 8086 MICROPROCESSOR

# \* CONTROL TRANSFER

CALL = call:

Direct within segment

Indirect within segment

Direct Intorsegment

Indirect Intusegment

JMP = Unconditional Jump;

Direct within segment

Direct within segment -short

Andirect within segment

Direct Intersegment

Indirect Intusegment

RET = Return from CALL:

within segment

within seg Adding ammediate to sp

Inter segment

Intersegment Adding Immediate to sp

Je/Jz = Jump on Equal / zero

JL/JNGE = Jump on Less NOt

Greater of Equal

JLE JNG = Jump on Less or

equal Not greater

JB/JNAE = Jump on Below | Not Above

Or Equal

JBE | JNA = Jump on Below of equal /

Not above

JPIJPE = Jump on party | party even

Jo = Jump on Overflow

Js = Jump on Sign

JNE | JNZ = Jump on Not Equal Not **300**.

JNL/JGE = Jump on Not Less Greats or equal

JNLE / JG = Jump on Not less or Equal / Greater

JNB I JAC = Jump on Not Below / Above or equal

TNBE | JA = Jump on Not Below or equal / Above

JNP/JPO = Jump on Not por/par odd

JNO = Jump on Notovortlow

= Jump on Not sign

= LOOP CX Times LOOP

LOOPZ/ = (DOP While 300/

LOOPE Coup

= LOOP while Not LOOPN2/

Sero lequal LOOPNE

= Tump on cx 3 exo JCXZ

= Interrupt INT

Type specified

Type 3

INTO = Inturupt on overflow

= antrupt Return

G: INT 02 H Type 02 Protorupt

### \* PROCESSOR CONTROL

CLC = clean carry

CMC = complement covry

STC = Set conry

CLD = clear direction

STD = Set Direction

= clear Intrompt

= set Intoroupt

= Halt HUT

= whit WAIT

ESC

= Bus Lock prefix LOCK

### Operation:

\* STC - To set covy flag Tot

\* CLC -> Clear rent coons flag to o.

\* eme - put complement

cut the stat of CF

# STD 4 CLD

\* Set Direction flag to 1

-) Clean resent Birection

flag to o.

\* Directing the CPU

Execution Sequence

in an order

\* Controlling CPU

### \* CONDITIONAL BRANCH INSTRUCTION

4. JZ | JE - 3010

2. INZ/INE -) NOT 3010/6

3. 73 → %gn

4. JNS OPR TON (-

- over-flow 5. JO

6. JNO cuott-eve ton (

→ parity /parity even 7 JP/JPE

8- JNP -) NOT poulty

= Escape (to Euloral Device) 9 JB/JNAE/JC -> Below, Not Above (or) Equal

> 10. JNB/ JAE/ JNC - NOT Above, Above (Dr) equal

11. JBE LINA - Above Below lequal

12. JNBE JA - Above

13. JL/JNGE - LEW, NOT greater (on) equal

14. JNL/JGE -> Not less, Greath (ON)

equal

15. JLE LINC - LEM lequal

16. JNLE | JE - NOT less lequal

UNCONTITIONAL CALL JOMP,

### RETURNE:

Eg: JMP 205041

CALL 2000#

WROGRAMMING , 16 BIT ASSEMBLY LANGUAGE ALP2: Write an ALP to Purform ALPA: Write an ALP to move AIP1 Write an ALP to ALD TO DESTORM String from source to two numbers. initialise Post A' 9 8255 One's Complement \* Write the ALD Wing ANDUP de Chinahon. and store the result in as input port. Alp ado using dosely \* Write the ALD Wing 8086 MP 1400H. \* Add two numbers Via locations Interface 8255 with Body & Write the ALD Using 8086/49 string operation (MovE) 1100 & 1102. \* Initalise Post'A' & 8255 as \* Store the input Word 1234H \* Store the result at 1200H. \* Source -> S\_ ARRAY in AX negister. input Port. \* Destination > S\_ ARRAY. \* 'Get the output et 1500 H. Programo:-\* Perform ist complement for Program: -The Ax data. Mov AX, [1100] Program: MOV SI, OFFSET S. ARRAY ADD AX, [1102] Program: MOV SI, 1500H D- ARRAY DI, OFFSET MOV [1200], AX MOV AL, 90 MOV AX, 1234 A MOV CX, DOFFH DOT CG, AL HIT NOT AX IN AL, CO 1234H INPUT: [1100] = CLD MOV [1400] AX MOV [SI] AL MOVE & MOVSB 5678 H [1102] = HIT HJT. MOVE LOOD INPUT: PORT A SPOT SHITCHES INPUT: (AX) => 1234H DUTPUT: - fill the location from 68ACH [1200]= 0001 0010 0011 0100 0000 1111 AX => AX+ [1102] 2000H to 20FFH DUTPUT: Source Index Keyister OUTPUT: - [1400] => EDCB S-ARRAY = 2000 -> 41H 1x = [12004] Pointed at 1500H - OFH D-ARRH = 20FF -> 41H 1110 1101 1101 1011 ALD6: - Write an ALD for ALP 7: - Write an ALP to Perform Alp8: - Write an ALP to display ALPS: Write an ALP to obtain Jum of N' numbers 32-bit number by first digit. Bits Selectively division 1 in a Word Array. a 16-bit number. Interface 3279 KDC with 8086/4 \* Alp Codes Using 808/4 \* Load the first data in AX by \* ALP Codes cering footile \* Use Segment Definition of Load the data in menory location \* Local the second data \* Birt the location where \* Control position and character \* Logically AND with DROF! \* Divide AX and BX. the Array Starts. \* Store the Sosult in Ax and Dx. x Result Offered in Ax Register. of the display. \* Som Ula-bit Array in Vrogram 3 MIMOTY Program: Program:-\* UseU SI Negister to Store the MOV AL, 00 A3 A2 A1 A0 B3 B2 B1 B0 MOY AX, DATA1 INPUT :-Mov Ax, [1200] Result. b a dep MOV BX, DOTA 2 AND AX, OFOF rogram:-Dividend :-Mov AL, CC 0 1 1 10 11 MOV [1400], AX MOVC X, 0005 11 DIV BX 1100 = 0000 MOV [1100]. AX OUT C2, AL Mov Ax, 0000 H 1102 = FFFF HIT Nov AL, 90 MOV [1102], DX MOV SI, AX TupoT:-. oop1: MOV AX, START [SI] Divisor: OUTPUT:-OUT C2, AL カノア INPUT:-[1200] => FF ADD SI,2 1104 = FFFF MOV AL, 88 Array Stastie [1400] => OF LOOP LOOPS OUTPUT :-[1201] => FF OUT CO, AL MOV [SOM], AX 1100: OFFF Kemainder: - MOVAL, FF 1102 OFFF HLT [1401] => OF NEXT: OUT CO, AL DUTPUT: A' displayed Que Gent: 1103: OFFF DUTPUT :-1104 : OFFF /202: 0000 1200:0001 on the first digit. 110A: OFFF [1200] = AFFBH LOOD NEXT

INTERRUPTS OF 8086

Interrupts - 8086

> creating a temporary halt during program execution.

-) Allows peripheral devices to access
the microprocessor.

Types:-

Therrupts

Software
Interrupt

Maskable
Interrupt

Non-maskable
Interrupt

Hardware Interrupts

Dip to the microprocessor

Non maskable
Interrupt
(NMI)

Soboline
Interrupt)

-> one more Interrupt -INTA

(interrupt acknowledgment)

-) NMI & INTR - lower priority

Non-maskable Interrupt (NMI)

> NMI pin - higher priority than
Maskable Interrupt (INTR)

When Interrupt (NMI) is activated

> complete the current instruction

-) Push the flag register values on to the stack.

> push the cs (code segment)

Value and Ip (instruction pointer)

Value of the return address on the

Stack.

-> IP is loaded from the contents

of the word location 0000 BH.

Cs is loaded the contents
of the next word location 0000 AH.

Interrupt flags trap flag are
reset to 0.

INTR c Maskable Interrupt

INTR CHARABLE THERAP

-) INTR enabled only set Interrup + flag Instruction.

INTR Interrupt activated by an Ilo port.

When Interrupt (INTR) is activated:

Theretion

-> Activate IntA output & receives

the interrupt.

The return address and Ip value of the return address and Ip value of the return address pushed on to the stack.

Tp value is loaded from the contents of word location.

) cs loaded from the contents of the next word location

-) Interrupt Hags trop flog Set to 0

Software Interrupt

Type 0 - division by zero

Type 2 - Non maskable Interny

Type 1 - Single step execution

Type 3 - Break point interrup

Type 4 - Over flow Interrupt

Type 5 - Type 31-reserves
for advanced micropros

- Type 32 - To Type 255 - available hardwa

& software inter

INT3 - Break point Interrupt

-> one byte instruction

>opcode -ccH

Instruction inserted into the program

During the execution stors the normal execution of program

-follows the Break point


INTO - overflow Inte ) X INTO - overflow Interrupt

-> INTO & opcode -CEH

> conditional interrupt

### peripheral Interface [pp2] 8255 - programmable

The 8255 is a general purpose programmable 210 Device designed to Transfer the data from 210 devices and vice-versa. the microprocessor



### Features 0 8255 It has three 210 parts

\* POTTA (PAT-PAO) PortB (PBT-PBO) porto (PG-PCO)

These three 210 parts are divided into two Groups i.e. Group A port A and upper port Encludes. C Group & Includes PORTB and Lower PORTC

D7-D0 -> Biderectional data bus

RESET -> Reset Enput

Chip Select

Read Input

Write Enput WR

Port Address

PAY-PAO >> Port A


PB7-PB0 >> Port B

PC7-PC0 => port C

VCC - 5 voits

CNP o volts

operating Modes 0 8255





1-Plomade o-BSR Made

mode selection

D6 D5 mode P5]


D4 PA 1- Input; o-output

PC UPPER CPG-421-Plp,0-01P

mode selection 1-model 0-modes

- P8 1- Enput o-output

pc lower Cpcz-0) 1-2 nput o-output



RL2

cld 3

TRO 4

RLy 5

RLS 6

RL6 7

RL7 8

WR 11

DBO 12

DB1 13

DB2-14

DB4

085

DB6

18

19

20

RESET

RO

RL3

# 8253/8254 programmable Interval Timer

It is designed for microprocessors to

Perform timing and connecting functions using three 16-bit Registers

# features of 8253/8254


- \* It has three independent 16-bit down Counters.
- \* It Kan count clock upto 10 MHZ
- \* It supports for Both BCD & Binary conditions
- \* It has Readback Command

		_		
P	t		24 Vac	
Pe	2_		23 K/R	
05	0		22 RD	
-3	3		थटंड	
D.			4 CS	
~4	4	2	20 A.	
Da	5	253		
			19 A	
D <sub>2</sub>	6 8	254	18 CK1	
D,	7		17 OUT	
Do	8			
	6		16 GATES	
ciko	4		41103	•
OUT.	LO		15 CIK,	
6460	It		14 OUT,	
CAIR	12		13 GATE	
SND	12-		- Chile	1

\*It is a down Countres

\* Grenerates output on terminal count A It operates on 5 V

### Block Diagram of 8153 8254



Counter 0,1,2

All 16-bit independent counters

Ao 4 -> 2 bit Addrew bus

Do-Da - Bidirectional Databus

es -> Active low chip select

### Data Bus Buffer

Tristate, bi-directional, 8-bit buffer for following function

- \* programming the 8253/54
- \* Loading the count registers
- \* Reading the count values

# Read write legic

RD - Read signal

WR - write signal

cs - chip select

A, Ao - Addrew lines

Result

Counto

count 1

Count 1

Countrol word register

# Norking of Counter

\* It counts every clock from its clk pin (Decrement timer register for every dk.

- GATE + Gate is used to stop, the counter

when counter reaches 'o', then out signal is generated

# Operating Modes of 8253/56

\* Mode 0 - Interrupt on terminal count \*Mode 1 - programmable one shot

\* Mode 2 - Rate generator

\*Mode 3 - square wave rate generator

\* Mode 4 - Software triggered stroke

\* Mode 5 - Hardware triggered Stroke

\* Desired fregot Squarewave is generated accurate

### control word

Dr D6 D5 D4 RLI RLO M2

> 1- Binary 0-BCD

SCI Select counter

2 Megal

Mode

0 0

0

Function RLD

Counter Latching

Read [ wad LSB only

Read Load MSB only

Read | wad use first then MSB


# Applications

\* Used in clock

\* Rocket James

\* Time bomb

\* Household Appliance



Multiple input into Single

MEMORY ORGANIZATION AND SPECIAL FUNCTION REGISTERS

Special	Fun	ction	Registers	in	8051	(SFR)
Each	and	Every	register	has	its	חשם
function	and	Speci	fic addv	ess		

	and specific addre	SS		
Symbo	Name	-	Addy	ay (H
Acc	Accumulator	Accumulator		
B	B register		OFO	
PSW <sup>3</sup>	Program Status 1	nord	ODO	
sp	Stack Pointer		81	
DPTR	Data Pointer			
DpL	2000 Byte		82	
Dрн	High Byte		83	
Po*	port o		80	_
Pr#	Port 1		90	
P2.*	Port 2		)AO	
Pa *	port 3		BO	+
2p *	Enterrupt Priority Control	C	)B8	
E*	Interrupt Enable Control	DA	8	
TMOD	Timer mode control	8-	7	
TCON	Timercontrol	8-8		
THO	Timer o High byte	80	2	
îLO	Timer o Low byte	84	+	

Symbol	Hame	Addrew(H)
THI	Timer 1 High byte	8.0
TLI	Timer 1 Low byte	88
CON *	Serial Control	98 H
sBnt.	serial data Buffer	991
PCON	Power control	87

\* Bit addrenable

# Memory organization and SFR of 8051

Rom (Read only Memory)
\* 4KB of Rom (onchip)

tkB

# RAM (Random Access memory)

- \* 128 bytes
  - \* Register Bank 32 bytes
- \* Bit addressable 16 bytes
- \* General purpose 80 bytes

Registers in 8051

A	DPTR	DPH	DpL
---	------	-----	-----

B PC programCounter

\* Name of the registers
Ro, R, Re, Rs, Ry, Rs
Rb & R7


7F :	<b>G</b> en	ieral p	urpase	RAI	4			
2F	7F	76	סד	70	78	74	79	78
28	77	76	75	74	73	72	71	70
2.D	6F	6E	6D	60	68	6 A	69	68
20	67	66	65	64	63	62	62	60
2B	5F	5E	5D	5c	5B	5A	59	58
2A	57	56	55	54	53	52	51	50
29	4F	48	4D	4C	4B	44	49	48
28	47	46	45	44	43	42	41	40
27	3F	3E	3D	36	3B	3A	39	38
26	37	36	35	34	33	32	31	30
2.5	2F	2E	2D	2C	2B	2A	29	28
24	27	26	2-5	24	23	21	21	20,
23	IF	IE	I.D	10	IB	ΙA	19	18
22	17	16	15	14	13	12	[[	10
21	OF	OE	OD	OC	OB	OA	69	08
20	07	06	05	04	03	02	01	00
18			Bank	3				
17			Bank	2				
08 _			Bank	)			(20)	
00 -	Default	Regist	er Bar	nko (	Ro - R	7		

### RISC ARCHITECTURE

RISC - REDUCED INSTRUCTION SET COMPUTER

- · SIMPLE INSTRUCTION SET & ADDRESSING MODES
- "ONE WORD" Py memory
- Foster excution of Take one clock cycle per Instruction

ARCHITECTURE: BERKELEY RISC



- · Implemented using Hord wired control unit [HW] control signal of processors hardware.
- emphasizes on wing Regultery
- Registers are placed on AW.
- control unit our placed on processor.
- Risc Instructions operate on operands present in processors registry
- · No control Memory Du to sampled Executi one Pristruction per cycle.
- · No control Store because Instruction our tordustred.

# RISC INSTRUCTION SETS:

- · Engages a single memory word.
- operates on processor Registur.
- Arithmetic & Jogical operation there their operand 64ther in processor Register Director in the Instruction.

operands in Registers Windows ADD R2, R3 ADD R2, R3, Ry operands mentioned directly

on Instructions ADD R, 100.

# START OF EXECUTION OF PROSPAY:

All the operands are in memory

TO Access Memory IN RISC SYSTEM RISC is that load of Store

# Load Instruction:

Loads the Operand present 90 memory to the processor Registry. Load destination, source. Load R. A 11 Memory to register.

STORE INSTRUCTION: Store the Operand Back to the memory · Used to store Intermediate result

Store Source, Destination Store R\_A // Register to memory

# SIMPLE ADDRESSING MODE:

- 1 IMMEDIATE ADDRESSING MODE: Specifies the operand in the Instruction Add Ry, Ry \$\$ 200
- -) odd 200 to the content of Rz, 4. Storethe processor to work continuously result in Ry.
- 2. Registor Addrewing mode: Describes the PARAMETE PASSING Resister holding the operand,

Add R3, R3, R4 - Add the content of Ruto the content of R. A store the Result in Ra 3) Absolut Addrewing mode: Describes name of some memory bocation on the Instruction. If to used to to declare global variables - Allocate memory to voilty A,B, SUM.

- W) REGISTER INDIRECT ADDRESSING 11006: Load &, (Pa)
- 5) IN DEXADDRESSING MODE: (md Re, 4(Ps) - load R with content present at the bocation obtained by adding 4 to the contest of Registur Rg. PIPELINING IN ARM: · pipeliring is the meetanism
- und by Risc · TO EXECUTE Instruction by
- speeding by fetching the Instruction.
- . The other Instruction one being decoded & EXECUTED
- · Allows murrory system &

WINDOWS AND & OVERFLOW

CIK I ADD -> TIME clk 2 8Ub-1 ADD 7 telk 3 cmp - 306 - Add Stoges Hagz Hagz. · Reten loads an Instruction from memory. · Becope Openfities the Profrueton

to be cruted · Execut process the Instruction 4 write the result ball to the Register

## CHARACTERISTICS!


· ARM pipeline doesn't process our anticulian unit at part complete through the excusion stage · Intheosembon stage, PG Always Point to be Instruct on Address + grayty. RISC Revolution ARM7: -3 stage Pipline-3 cycles - process 32 Bit data

ARM-9 - 5 Stage pipeline-soycles Felich Decode Greate Memory write [13] [13] INTRUSTON DELOCK ALL cood/ eluce former gustuti Store (zero) Pram -00

ARM 10 - SIX Stage pipeline -6 agous Felch - Disue - Decode -> Chewy write e-Memory

### GENERAL CHARACTERISTICS!

Thumb stat, PC Alway's points to the Devertuation add to byte · Executing branch Institution PC Councithe ARM CORE TO FLUH! THE CONTINUE OF TREESTINE OF execution Mage will complete Moter Incream of Hager Increamin effeciency



WHY ARM IS SO EFFICIENT? - DILL TO FINCRESING IN INTERNAL DATA WIDTH (FROM 30 to 64 13945) ADDITION OF EXTRA INTERNAL REGISTERS.

ARM FEATURES: WADI STORE - BASED ARCHITECTURE, SINGLE- CYCLE INBIRUCTION EXECUTION, 16x32 BIT REGISTER FILE, UNIX REGISTER, EASY DECODING & PI BELLINING, POWER-INDEXED ADDRESSING HODES & FIXED 32 . BIT INSTRUCTION SET

### NAMINO ARM

TOMIEJFS ARM x y 2 s Embedded ICE I THOMS - MULTIPLIER Series MMU CACHE Depriva

### TYPES OF ARM ARCHITECTURE!

ARMITION 1 - + 3 PIPEUNE STAES ( FETCH DECODES EVECOTE ]

- \* HIGH CODE DENSITY
- 4 LOW DOWED CONSUMPTION

ARMOTON - - COMPATIBLE WITH ARM

- TO PIPELINE STACKS[FIDE | M | W]
- JSEPERATE INSTRUCTION & DATA CACHE

- + 8 PIPELINE STAGES ( & DIFFERENT ARMII PROCESSING STAGES]

- FORWARDING: REDUCE DELAY
- + PREDECTING: BRANCH PREDECTING


### ARH DESIGN RULES!

RISC SIMPLE BUT POWERFUL INSTRUCTION THAT FYECUTE WITHIN A SINGLE CYCLE AT HIGH CLOCK SPEED.

INSTRUCTION ! REDUCED SET SINGLE CYCLE FIKED LENGTH PIDELINE: DECODE IN ONE STACIE NO HEED FOR MICR CODE

REGISTER: A LARGE SET OF GENERAL PURPOSE REGISTER.

LOAD STORACHE ARCHITECTURE! DATA PROCESSING INSTRUCTION APPLY TO REGISTERS ONLY; WAD STORE TO TRANSFER DATA FROM MEMORY.



### ARM ARCHITECTURE

MAMUSH NAW-THAR ARCHITECTURE

SAME BUS IS USED TO WAD INSTRUCTION R

DOTA INPUT DATA BUS IS

CONNECTED TO

- DIRECT REGISTER BANK
- -SIGN EXTEND HARPWARE
- THE TRUCTON DECODE BLOCK.

BASIC PROCESSING UNITS

- ALU
  - BARREL SHIFTER
- : MACLMUHIPLY & accumubli unit

DOTA PLACED IN RECISTRE FILE CB2 bit]

REGISTER BANK! LOAD STORE

ARCHITECTORE

· ARM CORE 32 BIT PROCESSOR. INSTRUCTION TREAT

THE RECUSTER AS HOLDING SIGNED UNSIGNED 3) BIT.

BIGN EXTEND: SINGLE LOAD INSTRUCTIONS

Eg: LORSB & LORSH.

### REGISTER FILE COMTAINS!

- ·GENERAL PURPOSE REGISTER USED BY ALU MAC
- " REGISTER FILE. CONNECTED TO PROCESSING UNIT THROUGH BUS A & B


. PROCIRAM COUNTER[TIS] CONINECTED TO ADDRESS REGISTER APPRESS REGISTER: CONTAINS ADDRESS FROM WHICH

PATAL INSTRUCTION NEEDS TO BE FET CHED.

. II IS CONNECTED TO INCREMENTED UNIT. REGISTERS: 16 REGISTERS FOR SPECIFIC MODE


A MODE COULD ACCESS!

- A PARTICULAR SET OF 70-3112
- · 9/13 (SP-Stock "pointer)
- aniu (In link Reguster)
- . 9115 (Pc Program country)
- · CURPENT PROGRAM STATUS REGISTER (CPSR)
- THE USES OF NO-9113 ARE ORTHOGONAL.



- 6 DATE TYPES ( SIGNED UHSIGNED)
- · ALL ARM OPERATIONS ARE 32 BIT.
- PROGRAM COUNTER: . STORE THE ADDRESS OF THE INSTRUCTION TO BE EXECUTED.
- · ALL INSTRUCTIONS ARE 32 BIT WIDE & WORD ALLIGNED
- . THE LAST TWO BITES OF PC ARE UNDEFINED.


# PROGRAM STATUS REGISTER[ CPSR]




### . PROCESSOR MODES:

PROCESSOR MODE			DESCRIPTOLI			
USER	O	\$R	JORMAL PROGRAM EXECUTION MODE			
410 414		14	HIGH SPEED DATA TRANSFER			
IRG	IRG INV		GENERAL DURPOSE I MTERRUPT HANDLING			
SUPFONS	SOR	SVC	RROTECTED MODE FOR OS			
ABORT		obt	IMPLEMENTS VIBTUAL MEMORY			
UNDEFINED UVO		uvd	SUPPORTS SOFTWARE EMULATION			
SYSTEM	SYSTEM SYN		RONS ARIVILEGED OS TASKS			
		•				

w 1,00 mg		11-0117			
REGIS	TER DRE	ANIZAT	ION	ontet	About
200	USER	USER	USER	USER	USER
911	MOD€	HOPE	MODE	MODE	HODE
21.2	970-979	70-712	216-3112	יו ול-סוד	ש זכ-סוד
<b>⊅</b> 13	3/15	97(5)	7115		מאורט
ט ול	R	- 1	٤	3115	
₩2	CPSR	R	CPSR	R	₹,
217		CPSR		CPSR	CPSR
21.6	ราว วาว			Ľ	
Prof.	all p				
771.6 ກຸ	2) 1.3 20 H			1 1	
31,2	0 / 0	(0-)	913(34)	713 (Sp)	P113 (SP)
71 13 (CSP)	4 4 - 3	\$113 (SP)		11	mu (la)
אוז (פני		mu (Qn).	אות ( אין)	Min(Jri)	Dia (XX)
EPSR	000	SPSR	SPSR	SPSR	SPSR
1677	1(3/3/2)			_,_,_,	





# FIELDS WHERE MICROPROCESSORS ARE

# APPLICABLE

# \* Household Devices

- -> Programmable Thermostat
- + High-end Coffee Makers, Washing Machines, Radio Clocks, Ovens, Toasters, Televisions, VCRs, DVD Players & Steven Systems.
- > Home Computers, Hand-held game devices, Video game systems and Home-lighting systems.

# \* In Medicals & Instrumentation

- > Insulin pump
- > Processing data from Bio Sensors, Storing measurements and analyzing results.
- -> function Generators, Frequency Counters, Frequency Synthesizers, Spectrum Analyzer

# Communications

- > Telephone Industry Digital Telephones
  Telephone Exchanges & Modem
- -> Satellite Communication Television, Tele Conferencing
- > Railway Reservation & Airline Reservation

## \* Industries

- -> Process Control, Control of Machine & Equipments
- > Measurement, Display & Control of Current, Voltage, Frequency, Temperature, Stress & Soon.

### > Lift Control, Industrial tool Control & Robotics.

# PRACTICAL SIGNIFICANCE

- \* Home Automation System
- \* War field Spying Robot
- \* Embedded system for Vehicle Tracking
- \* Traffic Signal Control System
- \* Street Light Control

# APPLICATIONS OF MICROCONTROLLER


- \* Computer Printers, Plotters, Fax Machines, Photocopiers and Automotive Engine Control Mechanisms.
- \* Electronic Instruments Oscillos copes
- \* Any Advanced Automobile has 25 or more microcontroller in different Control applications.
- \* Microcontrollers occupy about 80% of all CPU markets in the World

# RESEARCH IDEAS

- \* https://shakti.org.in
- \* https://www.electronicshub.org/embeddedsystems-projects-ideas/
- \* https://www.microchip.com/design-centers/ microcontrollers

## PROGRAMMING TOOLS

- \* Emulator 8085/86
- \* Assembler 8086
- \* KEIL 8051
- \* Microchip PIC



01 0 1 00 011

0101

Saveetha Nagar, Thandalam, Chennai - 602 105, TamilNadu, India