


SIMATS
School of Engineering

Microprocessors and Microcontrollers

Electronics and Communication Engineering



Saveetha Institute of Medical And Technical Sciences, Chennai.


MICROPROCESSOR 8085 Pin Diagram & Registers

What is microprocessor?

* Computer's Central Processing (CPU) built on single IC (Integrated circuit) is called a microprocessor.

* Microprocessor consists of ALU (Arithmetic & Logic unit), Control unit and Registers.

8085 Pin Diagram:-



Some important Pins are:

AD₀-AD₇ : multiplexed Address & Data lines.

A₈-A₁₅ : Higher order Address lines.

ALE : Address Latch enable is an output signal. It goes high (1) when operation started.

S₀/S₁ : status signal used to indicate type of operation.

\overline{RD} : used to read data from I/O devices or memory.

Read \rightarrow Active Low

\overline{WR} : used to write data on I/O Devices or memory

write \rightarrow Active Low

READY : used to check the status of output Devices.

Low \rightarrow MP will wait till high

TRAP : After enabled, restart occurs and execution starts from address 0024H

\rightarrow Highest Priority interrupt
 \rightarrow Non maskable interrupt

RST5.5 : * Maskable interrupt

RST6.5 : * Low Priority than TRAP

RST7.5 : * Maskable interrupt

IO/M : Two modes of operation
1) I/O mode ($IO/M = 1$)
2) memory mode ($IO/M = 0$)

X₁/X₂ : * Crystal oscillator used for internal clock generation.
* Frequency divided by two.

CLK(OUT) : System clock for device Connected with the MP

RESET IN : Reset the MP by setting the Program Counter to zero.

RESET OUT : Reset all devices which are connected with MP.

HOLD : Another master requesting to use the address & data bus.

HLDA : * HOLD Acknowledge
* Indicates the CPU has received HOLD Request & it will relinquish the bus in next clock cycle.

* HLDA set to Low after HOLD signal removed.

SOD : * Serial output data lines
* set/reset specified by SIM instruction.

SID : * Serial Input data lines.
* Data is loaded into Accumulator whenever RIM instruction executed.

VCC & VSS : VCC \rightarrow $\pm 5V$
VSS \rightarrow Ground

Status codes of 8085:

| S ₁ | S ₀ | Operations |
|----------------|----------------|------------|
| 0 | 0 | HALT |
| 0 | 1 | WRITE |
| 1 | 0 | READ |
| 1 | 1 | FETCH |

Registers of 8085:

* Used for temporary storage and manipulation of data & instruction.

* Data remain in the register till sent to I/O devices or memory.

1) Accumulator (A):

* 8 bit Register associated with ALU
* Hold one operand of ALU operation.

2) General Purpose Registers:

* Contains 6 general purpose registers: (B, C, D, E, H & L)

* Combination of two 8 bit registers called register pair. (Holds 16 bit data).
(B-C, D-E & H-L)

3) Program Counter:-

* 16 bit special purpose register.

* Holds address of memory of next instruction to be executed.

* Track the instruction in a program when executed.

* Increment the content of next Program Counter (PC) during execution.

4) Stack Pointer (SP):

* 16 bit special purpose register used as memory pointer.

* portion of RAM (controls the address of stack).

5) Instruction Register (IR):

* Holds opcode of the instruction which is being decoded & executed.

6) Temporary Register: (8 bit register)


* Holds data during ALU operation.

* Not accessible to programmer.


Flag Register:

* Five flipflops to serve as status flag.

* Set/Reset according to ALU operations



8085 Architecture & features



Features of 8085 Hp:

- * 40 pin IC package fabricated on a single LSI chip
- * Uses a single ± 5 v.d.c
- * Clock speed about 8MHz, clock cycle of 32ns
- * 8 bit Data bus
- * 16-bit Address Bus (address upto 64 KB)

- * 16 bit stack pointer
- * 16 bit program Counter (PC)
- * Six 8 bit registers (B, C, D, E, H, L)
Register pair (B-C, D-E, H-L)
- * consists of 80 basic instruction sets & 246 opcodes

Application: Mobile phones, Microwave ovens, etc.

Architecture:-

* Interrupt control unit consists of

- a) INTR
- b) INTA
- c) RST 5.5
- d) RST 6.5
- e) RST 7.5
- f) TRAP

- Arithmetic & logic unit perform operations such as

- 1) Addition
- 2) Subtraction
- 3) Logical AND
- 4) Logical OR
- 5) Logical EXOR
- 6) Logical NOT
- 7) Increment
- 8) Decrement
- 9) Shift, etc

* Timing & control unit consists of

- 1) clock generation

- a) x_1, x_2
b) CLK·OUT

- ## 2) RESET

- a) RESET IN
- b) RESET OUT

- g) Control

- Ready
- \overline{RD}
- \overline{WR}

4) status

- a) S_0, S_1
b) $\mathbb{P}_0 | \mathcal{M}$

5) DMA

- a) HOLD
- b) HLDA

Flag Register

Eg:-

AC

10111010

+ 01101001

10010001

cy

| B ₇ | B ₆ | B ₅ | B ₄ | B ₃ | B ₂ | B ₁ | B ₀ |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 0 | 0 | X | 1 | X | 0 | X | 1 |
| S | Z | - | AC | - | P | - | cy |

| Machine cycle | status | | | | control | | |
|------------------------------------|------------------------------|-------|-------|-----------------|-----------------|-------------------|--|
| | $\overline{IO/\overline{M}}$ | S_1 | S_0 | \overline{RD} | \overline{WR} | \overline{INTA} | |
| opcode fetch (OF) | 0 | 1 | 1 | 0 | 1 | 1 | |
| Memory Read (\overline{MEMR}) | 0 | 1 | 0 | 0 | 1 | 1 | |
| Memory write (\overline{MEMW}) | 0 | 0 | 1 | 1 | 0 | 1 | |
| I/O Read (\overline{IOR}) | 1 | 1 | 0 | 0 | 1 | 1 | |
| I/O write (\overline{IOW}) | 1 | 0 | 1 | 1 | 0 | 1 | |

WRITE AND EXECUTE ASSEMBLY LANGUAGE PROGRAMMING OF 8085.


Write, assemble and executing Assembly language programming of 8085 to add two numbers. The three tasks are involved in this program

* Load two hex numbers

* Add two numbers

* Store the result in the memory

These tasks for write and executing assembly language program of 8085 is represented by flow chart.



TASK OF INSTRUCTIONS.

Task 1 Instructions:

MVI A, 20H; Load 20H

MVI B, 40H; Load 40H

Task 2 Instructions:

ADD B; Add two numbers and save in A reg.

Task 3 Instructions:

STA 220H; Store the result in memory 220H. and stop.

Data 1: 23; Data 2: 35; output: 58.


Assembly language program to machine language program.

| Memory Address | Op codes | Mnemonics |
|----------------|----------|-----------|
| 4100 | 3A | LDA 4150 |
| 4101 | 50 | |
| 4102 | 41 | |
| 4103 | 47 | MOV B, A |
| 4104 | 3A | LDA 4151 |
| 4105 | 51 | |
| 4106 | 41 | |
| 4107 | 80 | ADDB |
| 4108 | 32 | STA 4152 |
| 4109 | 52 | |
| 410A | 41 | |
| 410B | 76 | HLT. |

Execution Steps:

1. Reset the microprocessor system by Pressing the RESET key.
2. Enter into store mode by pressing SET key.
3. Enter the address of the memory where the first hex code is to be stored using hex keys.
4. Enter the hex code using hex keys.
5. Increment the memory address by 1 using INC key.
6. Repeat steps 4 and 5 until the last hex code.

Examples of 8085 based micro computer.



Computer Languages

- 1) Machine language — low level language first developed in first generation computer — written in binary codes (0 and 1).
- 2) Assembly language — second generation programming language — using english words, names and symbols — necessary for any processor.
- 3) High level language — Programming language ex: PASCAL, FORTRAN, C++ etc.

8085 INSTRUCTION SET

Instruction format:

* One Byte Instructions

Eg: RRC, CMA, MOV B, C

* Two Byte Instructions

Eg: MVI B, 45H

* Three Byte Instructions

Eg: CALL, JMP

Instruction set:

1) Data Transfer Instruction set:

* No flags are affected

| Instruction set | Explanation | Addressing | Example |
|--|---|-------------------|--------------|
| MOV R_1, R_2 1 → Machine Cycle (MC) | $R_1 \leftarrow R_2$ | Register | MOV A, B |
| MOV R_1, M 2 → MC | $R_1 \leftarrow [HL]$ (memory) | Register Indirect | MOV B, M |
| MOV M, R_1 2 → MC | $[HL] \leftarrow R_1$ | Register Indirect | MOV M, C |
| MVI R_1, Data 3 → MC | $R_1 \leftarrow \text{data}$ | Immediate | MVI B, 45H |
| LXI RP, Data 3 → MC | $RP \leftarrow 16 \text{ bit data}$ $RH \leftarrow 8 \text{ bit msb}$ $RL \leftarrow 8 \text{ bit LSB}$ | Immediate | LXI H, 2000H |
| LDA addr 4 → MC | $A \leftarrow [\text{addr}]$ | Direct | LDA 2000H |
| STA addr 4 → MC | $[\text{addr}] \leftarrow A$ | Direct | STA 3000H |
| LHLD addr 5 → MC | $[L] \leftarrow [\text{addr}]$ $[H] \leftarrow [\text{addr}+1]$ | Direct | LHLD 2500H |
| SHLD addr 5 → MC | $[\text{addr}] \leftarrow L$ $[\text{addr}+1] \leftarrow H$ | Direct | SHLD 2600H |
| XCHG 1 → MC | $[HL] \leftrightarrow [DE]$ | Register | XCHG |

* Similar to LDA & STA, LDAX for 16 bit notation (2 → MC)

2) Arithmetic Instruction:-

| Instruction set | Explanation | Flags | Addressing | Example |
|-----------------------------|-------------------------------------|-------|-------------------|---------|
| ADD R_1 1 → MC | $A \leftarrow A + R_1$ | ALL | Register | ADD B |
| ADD M 2 → MC | $A \leftarrow A + [HL]$ | ALL | Register indirect | ADD M |
| ADC R_1 1 → MC | $A \leftarrow A + R_1 + CY$ | ALL | Register | ADCB |
| ADC M 2 → MC | $A \leftarrow A + [HL] + CY$ | ALL | Register indirect | ADC M |
| ADI data 2 → MC | $A \leftarrow A + \text{data}$ | ALL | Immediate | ADI 45H |
| ACI data 2 → MC | $A \leftarrow A + \text{data} + CY$ | ALL | Immediate | ACI 50H |
| DAD RP 3 → MC | $H-L \leftarrow H-L + RP$ | CY | Register | DAD B |

Similar to Addition, Subtraction can be expressed as
SUB R_1 , SUB M , SBB M SUB data , SBI data

| | | | | |
|---------------------|----------------------------|---------------|-------------------|------|
| INR R_1 1 → MC | $R_1 \leftarrow R_1 + 1$ | All except CY | Register | INRB |
| INR M 3 → MC | $[HL] \leftarrow [HL] + 1$ | All except CY | Register indirect | INRM |
| INX RP 1 → MC | $RP \leftarrow RP + 1$ | None | Register | INXH |
| DAA | Decimal Adjust ACC | - | - | DAA |

Similar to increment, Decrement instruct. is expressed as DCR R_1 , DCR M , DCR RP .

3) Logical Instruction:

| Instruction set | Explanation | Flags | Addressing | Example |
|-----------------------------|---|-------|-------------------|---------|
| ANA R_1 1 → MC | $A \leftarrow (A) \wedge (R_1)$ AND | ALL | Register | ANAC |
| ANA M 2 → MC | $A \leftarrow (A) \wedge (M)$ (HL) | ALL | Register indirect | ANAM |
| ANI data 2 → MC | $A \leftarrow (A) \wedge (\text{data})$ | ALL | Immediate | ANI 22H |

Similar AND operation, OR and EXOR operations can expressed as

1) ORA R_1 , ORA M , ORI data eg: $(A \leftarrow (A) \vee (R_1))$
 $A \leftarrow (A) \vee (M)$

2) XRA R_1 , XRA M , XRI data eg: $A \leftarrow (A) \oplus (R_1)$
 $A \leftarrow (A) \oplus (M)$

| | | | | |
|-----------------------------|---|------------|----------------------|------------|
| CMA } CMC } 1 → MC | $A \leftarrow \bar{A}$ $CY \leftarrow \bar{CY}$ | None CY | Implicit Implicit | CMA CMC |
| STC 1 → MC | $CY \leftarrow 1$ Set Carry | CY | Implicit | STC |
| CMP R_1 1 → MC | Compare A and R_1 -register (A > B, A < B, A = B) | ALL | Register | CMPB |
| CMP M 2 → MC | CMP A & M | ALL | Indirect | CMP M |
| CPI data 2 → MC | CMP A & data | ALL | Immediate | CPI 22H |
| RLC | $AN+1 \leftarrow AN$ $A_0 \leftarrow A_7$ $CY \leftarrow A_7$ | CY | Implicit | RLC |
| RRC | Reverse of RLC $AN \leftarrow AN+1$ $A_7 \leftarrow A_0$ $A_7 \leftarrow CY$ | CY | Implicit | RRC |
| RAL | $AN+1 \leftarrow AN$ $CY \leftarrow A_7$ $A_0 \leftarrow CY$ | CY | Implicit | RAL |

* Similarly RAR with Reverse shifts of RAL

BRANCHING, LOOPING, COUNTING and INDEXING OPERATIONS.

JUMP:

CONDITIONAL JUMP INSTRUCTIONS:-

| Instruction | Explanation | Example |
|-------------|---------------------------------------|----------|
| JC | Jump on Carry if Carry flag is '1' | JC 2000 |
| JNC | Jump on No Carry if Carry flag is '0' | JNC 2050 |
| JZ | Jump on Zero if Zero flag is '1' | JZ 2000 |
| JNZ | Jump on No Zero, if Zero flag is '0' | JNZ 2050 |
| JPE | Jump on Parity Even; PF is '1' | JPE 2000 |
| JPO | Jump on Parity ODD; PF is '0' | JPO 2050 |
| JM | Jump on Sign 'Minus' if SF is '1' | JM 2000 |
| JP | Jump on Sign 'plus' if SF is '0' | JP 2050 |

CALL:

CONDITIONAL CALL INSTRUCTIONS:-

| Instruction | Explanation | Example. |
|-------------|----------------------------|----------|
| CC | Call on Carry flag CF:1 | CC 2000 |
| CNC | Call on No Carry flag CF:0 | CNC 2050 |
| CZ | Call on Zero flag ZF:1 | CZ 2000 |
| CNZ | Call on No Zero flag ZF:0 | CNZ 2050 |
| CPE | Call on Parity Even PF:1 | CPE 2000 |
| CPO | Call on Parity ODD PF:0 | CPO 2050 |
| CM | Call on Minus SF:1 | CM 2000 |
| CP | Call on Plus SF:0 | CP 2050 |

Three Types of Branching:-

- ① JUMP (Conditional & unconditional)
- ② CALL (Conditional & unconditional)
- ③ RET (Conditional & unconditional)

UNCONDITIONAL JUMP:-

JMP address; jump to the address
Ex: JMP 2000.

UNCONDITIONAL CALL:-

CALL address; Call to the address

UNCONDITIONAL RETURN:-

RET address; Return to the address

Ex: CALL 2000

Ex: RET

Looping in 8085:-


→ Instructs microprocessor to repeat tasks.

① Continuous Loops

② Conditional Loops.

Continuous Loops:- Repeats a task continuously.

Conditional Loop:- Repeats a task if some conditions are satisfied



Flowchart for Continuous loop

RETURN:-

CONDITIONAL RET INSTRUCTIONS

| Instruction | Explanation | Example |
|-------------|-----------------------------|---------|
| RC | Return on Carry CF:1 | RC |
| RNC | Return on No Carry CF:0 | RNC |
| RZ | Return on Zero ZF:1 | RZ |
| RNZ | Return on No Zero ZF:0 | RNZ |
| RPE | Return on Parity EVEN PF:1 | RPE |
| RPO | Return on Parity ODD PF:0 | RPO |
| RM | Return on Minus Sign flag:1 | RM |
| RP | Return on Plus Sign flag:0 | RP |

INPUT-OUTPUT & STACK INSTRUCTIONS:-

- * IN Port address; Input to accumulator from I/O Port
- * OUT Port address; output from accumulator to I/O Port
- * PUSH rp; Push Content rp to stack.
- * PUSH PSW; Push processor status word.
- * POP rp; POP Content from stack.
- * POP PSW; POP Processor status word.

MACHINE CONTROL INSTRUCTIONS:-

- * HLT; Halt
- * XTHL; Exchange stack top with H-L.
- * SPHL; HL-pair to stack pointer.
- * EI; Enable Interrupt
- * DI; Disable Interrupt
- * SIM; Set Interrupt Mask
- * RIM; Read Interrupt Mask
- * NOP; no operation.

ADDRESSING MODES OF 8085

Various ways of accessing data are called Addressing modes.

Types of Addressing Modes Supported by 8085 Microprocessor

- * Immediate addressing
- * Register addressing
- * Direct addressing
- * Indirect addressing
- * Implied addressing

Immediate add

* Data is written as part of Instruction.

Ex: MVI C, 8FH

$\boxed{8F} \leftarrow 8FH$

2. LXI H, 472CH

$\boxed{47} \boxed{2C} \leftarrow 472CH$

3. SUI 46H

$A \leftarrow A - 46$

4. XRI 7D

$A \leftarrow A \text{ XOR } 7D$

Register Addressing

* Data is given by a register

Examples:

1. ADD D

$A \leftarrow A + D$

2. DAD B

$HL \leftarrow HL + BC$

3. MOV A, E

$A \leftarrow E$

Direct Addressing

* Address of a data is specified in an Instruction.

Examples:

1. STA 4500H

$4500 \boxed{\leftarrow A}$

2. LHLD A2F0H

$L \leftarrow A2F0 \boxed{}$

$H \leftarrow A2F1 \boxed{}$

3. IN 86H

$A \leftarrow 86H \text{ (Input Device)}$

4. OUT CB

$CB \text{ (Output Device)} \leftarrow A$

Indirect Addressing

* Address of a data is given by a register

Examples:

1. MOV A, M

M - Memory

$A \leftarrow M(HL)$

2. CMP M

A & M Compared and Flag updated.

Implied or Implicit Addressing

* Instruction itself specified the data to be operated

Examples:

1. CMA

$A \leftarrow \bar{A}$

2. RAR

Rotate Accumulator right through Carry

3. RLC

Rotate Accumulator Left once

4. STC

$CY \leftarrow 1$

5. CMC

$CY \leftarrow \bar{CY}$

* Add two 8-bit numbers 2A and B8 to demonstrate various addressing modes using.

Immediate -ALP

MVI A, 2AH

ADI B8H

STA 5750H Output

HLT

5750: E2

Register

MVI A, B8H

MVI E, 2AH

ADD E

STA 5750H Output

HLT

5750: E2

Indirect

LXI H, 4500H

MOV A, M

INX H

ADD M

INX H

MOV M, A

HLT


2A \Rightarrow 0010 1010
B8 \Rightarrow 1011 1000 +

1110 0010
E 2

Interrupts in 8085 Microprocessor

* Effective way of Servicing Input/Output devices is called Interrupt. It is classified into Hardware interrupts and Software Interrupts.

Hardware Interrupts & Signals



TRAP: It is a non maskable Interrupt. It is Edge and level triggered. TRAP has highest Priority.

RST 7.5: It is a maskable Interrupt. It is positive edge triggered interrupt.

RST 6.5 & RST 5.5:

These are level triggered interrupts. The RST 6.5 has third priority and 5.5 has fourth priority. These are maskable interrupts.

INTR: It is a maskable Interrupt. It is not the vector interrupt. It has lowest priority interrupt.

* Software Interrupts

* When Microprocessor executes certain instructions, control is transferred to predefined ISR in the Memory.

* There are Eight Software instructions as interrupts in 8085 Microprocessor

| S NO | Instruction | Op Code | Vector address |
|------|-------------|---------|----------------|
| 1 | RST 0 | C7 | 0000H |
| 2 | RST 1 | CF | 0008H |
| 3 | RST 2 | D7 | 0010H |
| 4 | RST 3 | DF | 0018H |
| 5 | RST 4 | E7 | 0020H |
| 6 | RST 5 | EF | 0028H |
| 7 | RST 6 | F7 | 0030H |
| 8 | RST 7 | FF | 0038H |

ISR:

Interrupt Service Routine...

It is a program to service an interrupting device, which is located on the vectored address.

* **SIM:** Set Interrupt Mask. It is used to disable the maskable interrupts in 8085 Microprocessor. If mask bit = 1 then it is disabled.

* **RIM:** Read Interrupt Mask. After executing this instruction, Accumulator will give the status of the interrupts masking in 8085 Microprocessor.

8086 MICROPROCESSOR

FEATURES

- Design : Intel - 1976 → Updated Version of 8085 Microprocessor
- 16 bit, N-Channel High Speed Metal Oxide Semiconductor
- Built on single semiconductor chip and packed in 40 pin IC pack (Dual Inline Package)
- Uses 20 Address lines & 16 Data lines
- Addresses upto $2^{20} = 1 \text{ Mbyte Memory}$
- Size of I/O : $2^{16} = 64 \text{ KB}$

→ 8086 Microprocessor consists of two units

1. Bus Interface Unit

↳ Contains Segment Registers, Instruction Pointer and 6 Byte Instruction Queue

2. Execution Unit

↳ Contains Programmable Registers, Index Registers, Pointer Register and Flag Registers & ALU

REGISTERS

| | | | | |
|----|----|----|----|----|
| AX | AH | AL | CS | SP |
| BX | BH | BL | SS | BP |
| CX | CH | CL | DS | SI |
| DX | DH | DL | ES | DI |
| | | | | IP |

GENERAL PURPOSE REGISTERS **SEGMENT REGISTERS** **POINTER & INDEX REGISTERS**

AX - Accumulator CS - Code Segment SP - Stack Pointer
 BX - Base SS - Stack Segment BP - Base Pointer
 CX - Counter DS - Data Segment SI - Source Index
 DX - Data ES - Extra Segment DI - Destination Index
 IP - Instruction Pointer

Two Operating modes :
 Maximum mode
 Minimum mode

FLAGS

| | | | | | | | | | | | | | | | |
|----|----|----|----|----|----|---|---|---|---|---|----------------|---|---|---|----------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| X | X | X | X | 0 | 0 | 1 | T | S | Z | X | A _C | X | P | X | C _y |


Conditional Flags

- * Carry Flag (C_y)
- * Auxiliary Flag (A_C)
- * Parity Flag (P)
- * Zero Flag (Z)
- * Sign Flag (S)
- * Overflow Flag (O)

Control Flags


- * Trap Flag (T)
 - * Interrupt Flag (I)
 - * Direction Flag (D)
- Clear Direction Flag Set Direction Flag

PIN CONFIGURATION



- * V_{cc} → Power Supply ⇒ +5V
- * AD₀ - AD₁₅ → A 16 Bit Address Data Bus
- * A₁₆ - A₁₉ → Higher Order Address lines & Multiplexed with status signals
- * BHE / S₇ → Bus High Enable / Status
- * RD → Read, GND - Ground
- * RESET → System Reset
- * CLK (i/p) → Clock 5, 8, 10 MHz
- * INTR → Interrupt Request
- * NMI → Non Maskable Interrupt Request

8086 ARCHITECTURE



Types of Addressing modes:-

- Group I
- 1) Register Addressing
 - 2) Immediate Addressing
- Group II
For memory
- 3) Direct Addressing
 - 4) Register Indirect Addressing
 - 5) Based Addressing
 - 6) Indexed Addressing
 - 7) Based Index Addressing
 - 8) String Addressing
- Group III
- 9) Direct I/O Port Addressing
 - 10) Indirect I/O Port Addressing
- Group IV
- 11) Relative Addressing
- Group V
- 12) Implied Addressing

1) Register Addressing:-

The instruction will specify the name of the register which holds the data to be operated by the instruction.

Eg:- `MOV CL, DH`
 $(CL) \leftarrow (DH)$

2) Immediate Addressing:-

An 8-bit on 16-bit data is specified as part of the instruction.

Eg:- `MOV DL, 08H` $\Rightarrow (DL) \leftarrow 08H$
`MOV AX, 0A9FH`
 $\Rightarrow (AX) \leftarrow 0A9FH$

3) Direct Addressing:-

* The effective address of the memory location at which the data operand is stored.

* Effective Address will be 16-bit number.

Eg:- `MOV BX, [13545]`; $BX \leftarrow [13545]$
`MOV BL, [0800H]` $BL \leftarrow [00]$

8086 Addressing Modes

4) Register Indirect Addressing:-

* Name of the register which holds the effective address [EA] will be specified in the instruction.

* Register used to hold EA are
 BX, BP, DI, SI

Eg: `MOV CX, [BX]`

Operation:-

$$EA = (BX)$$

$$BA = (DS) \times 16_{10}$$

$$MA = BA + EA$$

$$(CX) \leftarrow (MA)$$

(0)

$$(CL) \leftarrow (MA)$$

$$(CH) \leftarrow (MA+1)$$

5) Based Addressing:-

* BX or BP is used to hold the base value for effective address and a signed 8-bit on unsigned 16-bit displacement will be specified.

* In case of 8-bit displacement, signed extend to 16-bit before adding base value.

* BX holds base value of EA, 20-bit PA is calculated from BX & DS

* BP holds base value of EA, BP & SS is used.

Eg: `MOV AX, [BX+08H]`

Operation:-

$$0008H \leftarrow 08H$$

$$EA = (BX) + 0008H$$

$$BA = (DS) \times 16_{10}$$

$$MA = BA + EA$$

$$AX \leftarrow (MA)$$

6) Indexed Addressing:-

* SI or DI register is used to hold an index value for memory data and a signed 8-bit on unsigned 16-bit displacement will be specified.

Eg: `MOV CX, [SI+0A2H]`

Operation:-

$$FFA2H \leftarrow 0A2H$$

$$EA = (SI) + FFA2H$$

7) Based Index Addressing:-

* EA is computed from the sum of a base register (BX or BP), an index register (SI or DI) and displacement.

Eg:- `MOV DX, [BX+SI+0A2H]`

Operation:-

$$000AH \leftarrow 0AH$$

$$EA = (BX) + (SI) + 000AH$$

8) String Addressing:-

→ Employed in string operation to operate on string data.

→ EA of source data is stored in SI & EA of destination data is stored in DI.

Eg:- `MOVS BYTE`

Operation:-

Calculation of source memory:-

$$EA = (SI) \quad BA = (DS) \times 16_{10} \quad MA = EA + BA$$

Calculation of destination memory:-

$$EAE = (DI) \quad BAE = (ES) \times 16_{10}$$

$$MAE = BAE + EAE$$

9) Direct I/O Port Addressing:-

10) Indirect I/O Port Addressing:-

* Used to access data from standard I/O mapped devices on port.

Eg:- `IN AL, [09H]`

Operation:- $Port_{addr} = 09H$

$$(AL) \leftarrow (Port_{addr})$$

11) Relative Addressing:-

→ EA of program instruction is specified relative to IP by 8-bit displacement.

Eg: `JZ 0AH`

12) Implied Addressing:-

→ have no operands

Eg:- `CLC`

Identify the Addressing Modes of following Instr

`ADD CX, [2100H]`

`DIV BX`

`IN AL, [1000H]`

`OUT AX, AX`

`AND CX, [BX+SI]`

`SUB CX, 4567H`

`XOR CL, [BX+8]`

`ADD AL, [DI+6]`

`SUB CH, [BX+DI]`

`AND AH, [BX+SI+7]`

`JNZ AL`

`SCANSB`

8086 INSTRUCTION SET

INSTRUCTION SETS OF 8086 MICROPROCESSOR

TYPES OF INSTRUCTION SETS

- * DATA TRANSFER
- * ARITHMETIC
- * LOGICAL
- * STRING MANIPULATIONS
- * CONTROL TRANSFERS
- * PROCESSOR CONTROL

* DATA TRANSFER

MOV = Move

Register/Memory to / from Register

Immediate to Register/Memory

Immediate to Register

Memory to Accumulator

Accumulator to Memory

Register/Memory to Segment Register

Segment Register to Register/Memory

PUSH = Push :

Register / Memory

Register

Segment Register

POP = POP :

Register / Memory :

Register

Segment Register

XCHG = Exchange

Register/Memory with Register

Register with Accumulator

IN = Input from :

Fixed port

Variable port

XLAT = Translate Byte to AL

LEA = Load EA to Register

LDS = Load pointer to DS

LAHF = Load AH with Flags

LES = Load pointer to ES

SAHF = Store AH into Flags

PUSHF = push Flags

POPF = POP flags

* ARITHMETIC

ADD = Add :

Reg/Memory with Register to Either

Immediate to Register/Memory

ADC = Add with carry :

Reg/Memory with Register to Either

Immediate to Register/Memory

Immediate to Accumulator

INC = Increment :

Register/Memory

Register

AAA = ASCII Adjust for Addition

DAA = Decimal Adjust for Addition

SUB = Subtract

Reg/Memory and Register to Either

Immediate from Register/Memory

Immediate from Accumulator

SBB = Subtract with Borrow

Reg/Memory and Register to Either

Immediate from Register/Memory

Immediate from Accumulator

DEC = Decrement :

Register / Memory

Register

NEG = Change sign

CMP = compare :

Register/Memory and Register

Immediate with Register/Memory

Immediate with Accumulator

AAS = ASCII Adjust for Subtract

DAS = Decimal Adjust for Subtract

MUL = Multiply (unsigned)

IMUL = Integer Multiply (signed)

AAM = ASCII Adjust Multiply

DIV = Divide (unsigned)

IDIV = Integer Divide (signed)

AAD = ASCII Adjust for Divide

CBW = Convert Byte to word

CWD = Convert word to doubleword

* LOGICAL

NOT = Invert

SHL/SAL = Shift Logical / Arithmetic

Left

SHR = Shift Logical Right

SAR = Shift Arithmetic Right

RCL = Rotate Left

ROR = Rotate Right

RCL = Rotate through carry Flag Left

RCR = Rotate through carry Right

AND = And :

Reg/Memory and Register to Either

Immediate to Register/Memory

Immediate to Accumulator

TEST = And Function to Flags,

No Result:

Register/Memory and Register

Immediate data and Register/

Memory

Immediate data and Accumulator

OR = OR :

Reg/Memory and Register to Either

Immediate to Register/Memory

Immediate to Accumulator

XOR = Exclusive OR :

Reg/Memory and Register to Either

Immediate to Register/Memory

Immediate to Accumulator

* STRING MANIPULATIONS

REP = Repeat

MOVB = Move Byte/word

CMPS = compare Byte/word

SCAS = Scan Byte/word

LODS = Load Byte/word to AL/AX

STOS = Store Byte/word from AL/AX

BRANCHING AND LOOPING OF 8086

INSTRUCTION SETS OF 8086 MICROPROCESSOR

* CONTROL TRANSFER

CALL = call :

Direct within segment

Indirect within segment

Direct Interssegment

Indirect Interssegment

JMP = unconditional jump:

Direct within segment

Direct within segment - short

Indirect within segment

Direct Interssegment

Indirect Interssegment

RET = Return from CALL:

within segment

within seg Adding Immediate to sp

Interssegment

Interssegment Adding Immediate to sp

JE/JZ = Jump on Equal / zero

JL/JNGE = Jump on Less / Not Greater or Equal

JLE/JNG = Jump on Less or equal / Not Greater

JB/JNAE = Jump on Below / Not Above or Equal

JBE/JNA = Jump on Below or equal / Not above

JP/JPE = Jump on parity / parity even

JO = Jump on overflow

JS = Jump on sign

JNE/JNZ = Jump on Not Equal / Not zero.

JNL/JGE = Jump on Not Less / Greater or Equal

JNLE/JG = Jump on Not Less or Equal / Greater

JNB/JAE = Jump on Not Below / Above or Equal

JNBE/JA = Jump on Not Below or Equal / Above

JNP/JPO = Jump on Not par / par odd

JNO = Jump on Not overflow

JNS = Jump on Not sign

LOOP = LOOP CX Times

LOOPZ/ = Loop while zero /
LOOPE Equal

LOOPNZ/ = Loop while Not
LOOPNE zero / equal

JCXZ = Jump on CX zero

INT = Interrupt

Type Specified

Type 3

INTO = Interrupt on overflow

IRET = Interrupt Return

Ex: INT 02H → Type 02 Interrupt

* PROCESSOR CONTROL

CLE = clear carry

CMC = complement carry

STC = set carry

CLD = clear Direction

STD = set Direction

CLI = clear Interrupt

STI = set Interrupt

HLT = Halt

WAIT = wait

ESC = Escape (to external device)

LOCK = Bus Lock prefix

Operation:

* STC → To set carry flag to 1

* CLC → clear/reset carry flag to 0.

* CMC → put complement at the stat of CF

* STD & CLD

* Set Direction flag to 1

→ Clear/reset Direction flag to 0.

* Directing the CPU Execution Sequence in an order

* Controlling CPU

* CONDITIONAL BRANCH INSTRUCTION

1. JZ/JE → zero

2. JNZ/JNE → NOT zero / 1

3. JS → sign

4. JNS → NOT sign

5. JO → overflow

6. JNO → NOT overflow

7. JP/JPE → parity / parity even

8. JNP → NOT parity

9. JB/JNAE/JC → Below, Not Above (or) Equal

10. JNB/JAE/JNC → Not Above, Above (or) equal

11. JBE/JNA → ~~Above~~ Below / equal

12. JNBE/JA → Above

13. JL/JNGE → Less, Not greater (or) equal

14. JNL/JGE → Not less, Greater (or) equal

15. JLE/JNC → less / equal

16. JNLE/JE → Not less / equal

UNCONDITIONAL CALL JUMP,

RETURNS:

Ex: JMP 2050H

RET

CALL 2000H

ALP 1: Write an ALP to initialise Port A of 8255 as input port.

- * Write the ALP using 8086 μ P
- * Interface 8255 with 8086 μ P
- * Initialise Port A of 8255 as input port.
- * Get the output at 1500H.

Program:-
 MOV SI, 1500H
 MOV AL, 90
 OUT CB, AL
 IN AL, C0
 MOV [SI], AL
 HLT.

Input: Port A SPDT SWITCHES
 0000 1111

Output: Source Index Register pointed at 1500H \rightarrow 0FH

ALP 5:- Write an ALP to obtain sum of 'N' numbers in a word array.

- * ALP Codes using 8086 μ P
- * Point the location where the array starts.
- * Sum 16-bit array in memory.
- * Use SI register to store the result.

Program:-
 MOV CX, 0005H
 MOV AX, 0000H
 MOV SI, AX
 Loop1: MOV AX, START[SI]
 ADD SI, 2
 Loop Loop1
 MOV [SUM], AX
 HLT

Output:-
 [1200] = 4FFB_H

Input:-
 Array starts @
 1100: 0FFF
 1102: 0FFF
 1103: 0FFF
 1104: 0FFF
 1105: 0FFF

ALP 2: Write an ALP to perform One's Complement of 1234H and store the result in 1400H.

- * Write the ALP using 8086 μ P
- * Store the input word 1234H in AX register.
- * Perform 1st complement for the AX data.

Program:-
 MOV AX, 1234H
 NOT AX
 MOV [1400], AX
 HLT

Input:- (AX) \Rightarrow 1234H
 0001 0010 0011 0100

Output:- [1400] \Rightarrow EDCB
 1110 1101 1101 1011

ALP 6:- Write an ALP for Masking of Bits Selectively?

- * ALP Codes using 8086 μ P
- * Load the data in memory location
- * Logically AND with 0F0F.
- * Result stored in AX register.

Program:-
 MOV AX, [1200]
 AND AX, 0F0F
 MOV [1400], AX
 HLT

Input:-
 [1200] \Rightarrow FF
 [1201] \Rightarrow FF

Output:-
 [1400] \Rightarrow 0F
 [1401] \Rightarrow 0F

ALP 3: Write an ALP to perform 16-bit addition of two numbers.
 * Write the ALP using 8086 μ P
 * Add two numbers in locations 1100 & 1102.
 * Store the result at 1200H.

Program:-
 MOV AX, [1100]
 ADD AX, [1102]
 MOV [1200], AX
 HLT

Input: [1100] = 1234H
 [1102] = 5678H

Output:- [1200] = 68ACH
 AX \Rightarrow AX + [1102]
 AX \Leftarrow [1200H]

ALP 7:- Write an ALP to perform division of 32-bit number by a 16-bit number.

- * Load the first data in AX reg.
- * Load the second data
- * Divide AX and BX.
- * Store the result in AX and DX.

Program:-
 MOV AX, DATA1
 MOV BX, DATA2
 DIV BX
 MOV [1100], AX
 MOV [1102], DX
 HLT

Output:-
 Quotient:
 1200: 0001
 1202: 0000

Input:-
 Dividend:-
 1100 = 0000
 1102 = FFFF
 Divisor:-
 1104 = FFFF
 Remainder:-
 1200: 0001
 1202: 0000

ALP 4:- Write an ALP to move a byte string from source to destination.

- * ALP Code using 8086 μ P
- * String operation (MOVE)
- * Source \rightarrow S-ARRAY
- * Destination \rightarrow D-ARRAY

Program:-
 MOV SI, OFFSET S-ARRAY
 MOV DI, OFFSET D-ARRAY
 MOV CX, 00FFH
 CLD
 MOVSB
 Loop MOVE
 HLT

Output:- fill the location from 2000H to 20FFH
 S-ARRAY = 2000 \rightarrow 41H
 D-ARRAY = 20FF \rightarrow 41H

ALP 8:- Write an ALP to display 'A' in the first digit.

- * Interface 8279 KDC with 8086 μ P
- * Use segment definition of 'A'
- * Control position and character of the display.

Program:-
 MOV AL, 00
 OUT AL, CL
 MOV AL, CC
 OUT C2, AL
 MOV AL, 90
 OUT C2, AL
 MOV AL, 88
 OUT C0, AL
 MOV AL, FF
 MOV CX, 0005
 NEXT: OUT C0, AL
 Loop NEXT
 HLT

Output: 'A' displayed on the first digit.

| | | | | | | | |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| A ₃ | A ₂ | A ₁ | A ₀ | B ₃ | B ₂ | B ₁ | B ₀ |
| d | c | b | a | dp | g | f | e |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |

8 8

a

f g b


e c

INTERRUPTS OF 8086

Interrupts - 8086


- creating a temporary halt during program execution.
- Allows peripheral devices to access the microprocessor.

Types:-



Hardware Interrupts

- caused by any peripheral device by sending a signal through a particular pin to the microprocessor.



- one more interrupt - INTA (interrupt acknowledgment)
- NMI & INTR - lower priority

Non-maskable Interrupt (NMI)

- NMI pin - higher priority than Maskable Interrupt (INTR)

When Interrupt (NMI) is activated

- complete the current instruction
- Push the flag register values on to the stack.
- push the CS (code segment) value and IP (instruction pointer) value of the return address on the stack.
- IP is loaded from the contents

of the word location 00008H.
 → CS is loaded the contents of the next word location 0000AH.
 → Interrupt flag & trap flag are reset to 0.

INTR - Maskable Interrupt

- INTR enabled only set Interrupt + flag instruction.
- INTR Interrupt activated by an I/O port.

When Interrupt (INTR) is activated:

- First complete the current instruction.
- Activate INTA output & receives the interrupt.
- Flag register value, CS value of the return address and IP value of the return address pushed on to the stack.
- IP value is loaded from the contents of word location.
- CS loaded from the contents of the next word location.
- Interrupt flag & trap flag set to '0'

Software Interrupt INT

- Type 0 - division by zero
- Type 1 - Single step execution
- Type 2 - Non maskable Interrupt
- Type 3 - Break point interrupt
- Type 4 - Over-flow Interrupt
- Type 5 - Type 31 - reserved for advanced microprocessor
- Type 32 - To Type 255 - available hardware & software interrupt

INT3 - Break point Interrupt

- one byte instruction
- opcode - CCH
- Instruction inserted into the program
- During the execution, stops the normal execution of program
- follows the Break point
- (INT0 - overflow Interrupt) X
- INT0 - overflow Interrupt
- INT0 & opcode - CCH
- conditional interrupt

PROGRAMMABLE PERIPHERAL INTERFACE

8255 - programmable peripheral interface [pp2]

The 8255 is a general purpose programmable I/O device designed to Transfer the data from I/O devices the microprocessor and vice-versa.

Features of 8255

It has three I/O parts

- * port A (PA₇-PA₀)
- * port B (PB₇-PB₀)
- * port C (PC₇-PC₀)

These three I/O parts are divided into two Groups i.e. Group A includes port A and upper port C. Group B includes port B and lower port C.

Signals of 8255

D₇-D₀ ⇒ Bidirectional data bus

RESET ⇒ Reset Input

C_S ⇒ Chip Select

R_D ⇒ Read Input

W_R ⇒ Write Input

A₁-A₀ ⇒ Port Address

PA₇-PA₀ ⇒ Port A

PB₇-PB₀ ⇒ Port B


PC₇-PC₀ ⇒ port C

VCC - 5 volts

GND - 0 volts.

operating modes of 8255

OM of 8255



Control Word



D₇ - 1 - I/O mode 0 - BSR mode

D₆ } - mode selection
D₅ } - D₆ D₅ mode


D₄ - PA 1 - Input, 0 - output

D₃ - PC upper (PC₇-PC₄) 1 - I/O, 0 - I/P

D₂ - mode selection 1 - mode 0 - mode 1

D₁ - PB 1 - Input 0 - output

D₀ - PC lower (PC₃-PC₀)
1 - Input
0 - output



INTEL 8279 KEYBOARD DISPLAY CONTROLLER

Features

- * 40 pin Dip
- * Max 167-Scg display
- * Max 64 kbps
- * 4'scon lines
- * 8 bit Return lines
- * 8x8 FIFO sensor RAM
- * 16x8 Display RAM
- * 8 O/P lines


PIN Details of 8279

| | | | | |
|-------|----|---|----|--------|
| RL2 | 1 | | 40 | -VCC |
| RL3 | 2 | | 39 | -RL1 |
| CL0 | 3 | | 38 | -RL0 |
| TR0 | 4 | | 37 | -GTRL |
| RL4 | 5 | | 36 | -SHIFT |
| RL5 | 6 | 8 | 35 | -SL3 |
| RL6 | 7 | 2 | 34 | -SL2 |
| RL7 | 8 | 7 | 33 | -SL1 |
| RESET | 9 | 9 | 32 | -SL0 |
| RD | 10 | | 31 | OUT B0 |
| WR | 11 | | 30 | OUT B1 |
| DB0 | 12 | | 29 | OUT B2 |
| DB1 | 13 | | 28 | OUT B3 |
| DB2 | 14 | | 27 | OUT A1 |
| DB3 | 15 | | 26 | OUT A2 |
| DB4 | 16 | | 25 | OUT A3 |
| DB5 | 17 | | 24 | BD |
| DB6 | 18 | | 23 | CS |
| VPE | 19 | | 22 | CS |
| SS | 20 | | 21 | A0 |

DB0-DB7 - 8bit bidirectional data bus

CS → chip select


RD - Active low signal




INTERNAL ARCHITECTURE OF 8279

- SLO-SL3 - Scan line → Scan the key board
- RL0-RL7 - High → decode scan operation
- BD - Blank display
- OUT A0-A2 & OUT B0-B2 (O/P)

| Databus | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|---------|----|----|----|----|----|----|----|----|
| O/P | A3 | A2 | A1 | A0 | B3 | B2 | B1 | B0 |



7 segment display



| | | | | | | | | |
|---|---|---|---|----|---|---|---|----|
| d | c | b | a | dp | g | b | e | |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 20 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 20 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 6c |

Loop up table

| | | | |
|----|----|----|----|
| FF | FF | 2D | 2D |
| 6c | FF | FF | FF |
| FF | FF | FF | FF |
| FF | FF | FF | FF |

Applications of 8279

- Right Entry display
- Left Entry display
- character display
- Simultaneous key board display operation.


PROGRAMMABLE INTERVAL TIMER

8253/8254 programmable Interval Timer

It is designed for microprocessors to perform timing and controlling functions using three 16-bit registers.

Features of 8253/8254

- * It has three independent 16-bit down counters.
- * It can count clock upto 10 MHz
- * It supports for both BCD & Binary counters
- * It has Readback Command




* It is a down counter

* Generates output on terminal count

* It operates on 5V

Block Diagram of 8253/8254



Counter 0, 1, 2

All 16-bit independent counters

A₀, A₁ → 2 bit Address bus

D₀-D₇ - Bidirectional Databus

CS → Active low chip select

Data Bus Buffer

Tristate, bi-directional, 8-bit buffer for following function

- * Programming the 8253/54
- * Loading the count registers
- * Reading the count values

Read/Write Logic

RD - Read signal
WR - write signal
CS - chip select
A₁, A₀ - Address lines

A₁, A₀ Result

| A ₁ | A ₀ | Result |
|----------------|----------------|-----------------------|
| 0 | 0 | Count 0 |
| 0 | 1 | Count 1 |
| 1 | 0 | Count 2 |
| 1 | 1 | Control word register |

Working of Counter

* It counts every clock from its CLK pin (Decrement timer register for every clk).

* Gate is used to stop, the counter

* When counter reaches '0', then out signal is generated

Operating Modes of 8253/54

- * Mode 0 - Interrupt on terminal count
- * Mode 1 - programmable one shot
- * Mode 2 - Rate generator
- * Mode 3 - Square wave rate generator
- * Mode 4 - Software triggered strobe
- * Mode 5 - Hardware triggered strobe

* Desired freq of SquareWave is generated accurately

Control word

| D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ |
|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|
| SC ₁ | SC ₀ | RL ₁ | RL ₀ | M ₂ | M ₁ | M ₀ | BCD |

1 - Binary
0 - BCD

SC₁, SC₀ Select counter

| SC ₁ | SC ₀ | Select counter |
|-----------------|-----------------|----------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 2 |
| 1 | 1 | Illegal |

Mode

| M ₂ | M ₁ | M ₀ | Mode |
|----------------|----------------|----------------|------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| x | 1 | 0 | 2 |
| x | 1 | 1 | 3 |
| 1 | 0 | 0 | 4 |
| 1 | 0 | 1 | 5 |

RL₁, RL₀ Function

| RL ₁ | RL ₀ | Function |
|-----------------|-----------------|------------------------------|
| 0 | 0 | Counter latching |
| 0 | 1 | Read/Load LSB only |
| 1 | 0 | Read/Load MSB only |
| 1 | 1 | Read/Load LSB first then MSB |


Applications

- * Used in clock
- * Rocket launch
- * Time bomb
- * Household Appliances

MICRO CONTROLLER 8051 Architecture

Block Diagram of 8051

External Interrupts



* Only 1 on chip oscillator (external crystal)

* 6 interrupt sources (Reset, 2 external & 3 internal)

8051 Registers :-

* A (Accumulator) & B-Registers

* PSW (Program Status word)

* SP (Stack Pointer)

* PC (Program Counter)

* DPTR (Data Pointer)

* I/O Port registers (P0-P3)

* SBUF (Serial Data Buffer Registers)

* Timer Registers (TH0, TH1, TL0 & TL1)

* Power & Port Control (PCON & SCON)

* Interrupt Control Register (IP & IE)

* Timer control Register (TCON & TMOD)

Sample and Hold circuit and Multiplexers

* These are used in Data acquisition System

* Sample and Hold is part of Analog to Digital Conversion Technique.

* Mux is used to Select Multiple input into Single

Pin Diagram :-



Criteria in choosing a microcontroller:-

- * Speed
- * Amount of RAM
- * Amount of Rom
- * No. of I/O Ports
- * Timers
- * Packaging Size
- * Power Consumption
- * Easy to upgrade.

Features of 8051 :-

- * Harvard architecture
- * Single chip microcontroller
- * Developed by INTEL in 1980
- * 4KB Internal Rom
- * 128 bytes internal RAM
- * Four 8-bit I/O Ports (P0-P3)
- * Two 16 bit timer/counter
- * 8 bit data bus & 16 bit address bus

Port 0 :-

- * 8 bit R/w general purpose I/O (P0.0 - P0.7)
- * On multiplexed Low byte address & data bus.

Port 1 :-

- * 8 bit R/w general purpose I/O (P1.0 - P1.7)

Port 2 :-

- * 8 bit R/w general purpose I/O (P2.0 - P2.7)
- * On High byte Address bus

Port 3 :-

- * 8 bit R/w general purpose I/O (P3.0 - P3.7)
- * For communication with external peripherals.

MEMORY ORGANIZATION AND SPECIAL FUNCTION REGISTERS

Special Function Registers in 8051 (SFR)

Each and every register has its own function and specific address

| Symbol | Name | Address(H) |
|--------|----------------------------|------------|
| ACC | Accumulator | 0E0 |
| B* | B register | 0F0 |
| PSW* | Program status word | 0D0 |
| SP | stack pointer | 81 |
| DPTR | Data Pointer | |
| DPL | Low Byte | 82 |
| DPH | High Byte | 83 |
| P0* | port 0 | 80 |
| P1* | port 1 | 90 |
| P2* | port 2 | 0A0 |
| P3* | port 3 | 0B0 |
| IP* | Interrupt Priority control | 0B8 |
| IE* | Interrupt enable Control | 0A8 |
| TMOD | Timer mode control | 89 |
| TCON* | Timer Control | 88 |
| TH0 | Timer 0 High byte | 8C |
| TL0 | Timer 0 Low byte | 8A |


| Symbol | Name | Address(H) |
|--------|--------------------|------------|
| TH1 | Timer 1 High byte | 8D |
| TL1 | Timer 1 Low byte | 8B |
| SCON* | Serial Control | 98H |
| SBUF* | serial data Buffer | 99 |
| PCON | power control | 87 |

* Bit addressable

Memory organization and SFR of 8051

ROM (Read only memory)

* 4KB of ROM (onchip)



RAM (Random Access memory)

* 128 bytes

* Register Bank - 32 bytes

* Bit addressable - 16 bytes

* General purpose - 80 bytes

Registers in 8051



* Name of the registers

R₀, R₁, R₂, R₃, R₄, R₅
R₆ & R₇

| General purpose RAM | | | | | | | |
|---|----|----|----|----|----|----|----|
| 7F | 7E | 7D | 7C | 7B | 7A | 79 | 78 |
| 77 | 76 | 75 | 74 | 73 | 72 | 71 | 70 |
| 6F | 6E | 6D | 6C | 6B | 6A | 69 | 68 |
| 67 | 66 | 65 | 64 | 63 | 62 | 61 | 60 |
| 5F | 5E | 5D | 5C | 5B | 5A | 59 | 58 |
| 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 |
| 4F | 4E | 4D | 4C | 4B | 4A | 49 | 48 |
| 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 |
| 3F | 3E | 3D | 3C | 3B | 3A | 39 | 38 |
| 37 | 36 | 35 | 34 | 33 | 32 | 31 | 30 |
| 2F | 2E | 2D | 2C | 2B | 2A | 29 | 28 |
| 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 |
| 1F | 1E | 1D | 1C | 1B | 1A | 19 | 18 |
| 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 |
| 0F | 0E | 0D | 0C | 0B | 0A | 09 | 08 |
| 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |
| Bank 3 | | | | | | | |
| Bank 2 | | | | | | | |
| Bank 1 | | | | | | | |
| Default Register Bank ₀ R ₀ -R ₇ | | | | | | | |


RISC ARCHITECTURE

RISC ARCHITECTURE

RISC - REDUCED INSTRUCTION SET COMPUTER

- SIMPLE INSTRUCTION SET & ADDRESSING MODES
- "ONE WORD" in memory
- Faster execution & Take one clock cycle per instruction.

ARCHITECTURE: BERKELEY RISC



- Implemented using Hardwired control unit [HCU]
- control signals of processors hardware.
- Emphasizes on using Registers.
- Registers are placed on ALU.
- Control unit are placed on processor.
- RISC Instructions operate on operands present in processor's registers
- No control Memory - Due to simple & execute one instruction per cycle.
- No control store because instructions are hardwired.

RISC INSTRUCTION SETS:

- Engages a single memory word.
- Operates on processor Register.
- Arithmetic & logical operations have their operand either in processor Register/direct or in the instruction.

Operands in Registers Windows

ADD R₂, R₃

ADD R₂, R₃, R₄

Operands mentioned directly in instruction

ADD R₂, 100.

START OF EXECUTION OF PROGRAM:

All the operands are in memory.

To Access Memory IN RISC SYSTEM

RISC is has load & store

Load Instruction:

Loads the operand present in memory to the processor Register.

Load destination, source.

Load R₂, A // Memory to Register.

STORE INSTRUCTION: Store the operand

Back to the memory

- Used to store intermediate result

Store source, destination

Store R₂, A // Register to memory

SIMPLE ADDRESSING MODE:

1. IMMEDIATE ADDRESSING MODE:

Specifies the operand in the instruction

ADD R₄, R₂, #200

→ add 200 to the content of R₂, & store the result in R₄.

2. Register Addressing mode: Describes the register holding the operands

→ ADD R₃, R₃, R₄
→ Add the content of R₄ to the content of R₃ & store the result in R₃

3) Absolute Addressing mode: Describes name of some memory location in the instruction. If 1b used to declare global variables
→ Allocate memory to variable A, B, SUM.

4) REGISTER INDIRECT ADDRESSING MODE: Load R₂, (R₃)

5) INDEX ADDRESSING MODE: Load R₂, 4(R₃)
→ Load R₂ with content present at the location obtained by adding 4 to the content of Register R₃.

PIPELINING IN ARM:


• Pipelining is the mechanism used by RISC

• To execute instruction by speeding by fetching the instruction.

• The other instructions are being decoded & executed

• Allows memory system & processor to work continuously

WINDOWS AND PARAMETER PASSING & OVERFLOW



- Fetch loads an instruction from memory.
- Decode identifies the instruction to be executed
- Execute process the instruction & write the result back to the register.

CHARACTERISTICS:

- ARM pipeline doesn't process an instruction unit at a time completely through the execution stage
- In the execution stage, PC always points to be instruction address + 8 bytes. RISC Revolution

ARM7: - 3 stage pipeline - 3 cycles
- process 32 Bit data

ARM-9 - 5 stage pipeline - 5 cycles
Fetch Decode Execute Memory write
↓ ↓ ↓ [Ls1] [Ls2]
Instruction from memory Decode on ALU cond/ store (zero/ sign)

ARM 10 - Six stage pipeline - 6 cycles
Fetch → Issue → Decode → Execute
write ← Memory

GENERAL CHARACTERISTICS:

- In Thumb state, PC always points to the instruction address + 4 bytes
- Executing branch instruction PC causes the ARM core to flush
- On interrupt - An instruction in the execution stage will complete

Notes: Increase in stages, increasing efficiency

ARM ARCHITECTURE


- ARM - ADVANCED RISC MACHINES

WHY ARM? THIS PROCESSOR REQUIRES MINIMAL NUMBER OF INSTRUCTIONS & OPERATES ON VERY LOW POWER.

WHY ARM IS SO EFFICIENT? - DUE TO INCREASING IN
INTERNAL DATA WIDTH (FROM 32 TO 64 BITS)
ADDITION OF EXTRA INTERNAL REGISTERS.

ARM FEATURES: WAD | STORE - BASED ARCHITECTURE,
SINGLE - CYCLE INSTRUCTION EXECUTION, 16X32
BIT REGISTER FILE, UNIQUE REGISTER, EASY DECODING &
PIPELINING, POWER - INDEXED ADDRESSING MODES
& FIXED 32 - BIT INSTRUCTION SET.

NAMING ART



TYPES OF ARM ARCHITECTURE:

ARM TDM1 - \rightarrow 3 PIPELINE STAGES [FETCH DECODES EXECUTE]

- * HIGH CODE DENSITY
- * LOW POWER CONSUMPTION

ARMv7DMI - compatible with ARMv7

- 5 PIPELINE STAGES[F|D|E|M|W]
- SEPERATE INSTRUCTION & DATA CACHE

ARMII - \rightarrow 8 PIPELINE STAGES (8 DIFFERENT PROCESSING STAGES)

- FORWARDING: REDUCE DELAY
- PREDICTING: BRANCH PREDICTING

ARM DESIGN RULES:

RISC : SIMPLE BUT POWERFUL INSTRUCTION THAT EXECUTE WITHIN A SINGLE CYCLE AT HIGH CLOCK SPEED.


INSTRUCTION: REDUCED SET / SINGLE CYCLE / FIXED LENGTH

PIPELINE! DECODE IN ONE STAGE / NO NEED FOR MICRO CODE

REGISTER: A LARGE SET OF GENERAL PURPOSE REGISTER.

ARM ARCHITECTURE

LOAD/STORE ARCHITECTURE: DATA PROCESSING INSTRUCTION APPLY TO REGISTERS ONLY; LOAD STORE TO TRANSFER DATA FROM MEMORY.



REGISTER BANK: load/store
ARCHITECTURE

- DATA PLACED IN REGISTER FILE (32 bit)
- ARM CORE 32 BIT PROCESSOR. INSTRUCTION TREAT THE REGISTER AS HOLDING SIGNED/UNSIGNED 32 BIT.
- SIGN EXTEND: SINGLE LOAD INSTRUCTIONS

Eg: LDRSB & LDRSH.

REGISTER FILE CONTAINS:

- GENERAL PURPOSE REGISTER USED BY ALU/MAC
- REGISTER FILE. CONNECTED TO PROCESSING UNIT THROUGH BUS A & B
- PROGRAM COUNTER[PC] CONNECTED TO ADDRESS REGISTER

ADDRESS REGISTER: CONTAINS ADDRESS FROM WHICH DATA/INSTRUCTION NEEDS TO BE FETCHED.

- IT IS CONNECTED TO INCREMENTED UNIT.

REGISTERS: 16 REGISTERS FOR SPECIFIC MODE
A MODE COULD ACCESS!

- A PARTICULAR SET OF $\gamma_0 - \gamma_{12}$
- γ_{13} (SP - stack pointer)
- γ_{14} (ln - link register)
- γ_{15} (P_C - program counter)
- CURRENT PROGRAM STATUS REGISTER (CPSR)
- THE USES OF $\gamma_0 - \gamma_{13}$ ARE ORTHOGONAL.

ERN ARCHITECTURE

FRANK - VAN NEUMANN
ARCHITECTURE

* SAME BUS IS USED TO
LOAD INSTRUCTION & R
DATA


INPUT DATA BUS IS
CONNECTED TO

- DIRECT REGISTER BANK
- SIGN EXTEND HARDWARE BLOCK
- INSTRUCTION DECODE BLOCK.

BASIC PROCESSING UNITS


- ALU
- BARREL SHIFTER
- MAC[multiply & accumulate unit]

GENERAL PURPOSE REGISTERS



- 6 DATA TYPES (SIGNED/UNSIGNED)
- ALL ARM OPERATIONS ARE 32 BIT.
- PROGRAM COUNTER: • STORE THE ADDRESS OF THE INSTRUCTION TO BE EXECUTED.
- ALL INSTRUCTIONS ARE 32 BIT WIDE & WORD ALLIGNED
- THE LAST TWO BITES OF PC ARE UNDEFINED.

• PROGRAM STATUS REGISTER [CPSR]



- **PROCESSOR MODES:**


| PROCESSOR MODE | | DESCRIPTION |
|----------------|-----|------------------------------------|
| USER | USR | NORMAL PROGRAM EXECUTION MODE |
| FIQ | FIQ | HIGH SPEED DATA TRANSFER |
| IRQ | IRQ | GENERAL PURPOSE INTERRUPT HANDLING |
| SUPERVISOR | SVC | PROTECTED MODE FOR OS |
| ABORT | ABT | IMPLEMENTS VIRTUAL MEMORY |
| UNDEFINED | UND | SUPPORTS SOFTWARE EMULATION |
| SYSTEM | SYS | RUNS PRIVILEGED OS TASKS |

REGISTER ORGANIZATION

[illegible]

ADVANCES AND APPLICATIONS

RESEARCH SCOPE



FIELDS WHERE MICROPROCESSORS ARE APPLICABLE

* Household Devices

- Programmable Thermostat
- High-end Coffee Makers, Washing Machines, Radio clocks, Ovens, Toasters, Televisions, VCRs, DVD Players & Stereo Systems.
- Home Computers, Hand-held game devices, Video game systems and Home-lighting systems.

* In Medicals & Instrumentation

- Insulin pump
- Processing data from Bio Sensors, storing measurements and analyzing results.
- Function Generators, Frequency Counters, Frequency Synthesizers, Spectrum Analyzer

* Communications

- Telephone Industry - Digital Telephones, Telephone Exchanges & Modem
- Satellite Communication - Television, Tele Conferencing
- Railway Reservation & Airline Reservation system

* Industries

- Process Control, Control of Machine & Equipments
- Measurement, Display & Control of Current, Voltage, Frequency, Temperature, Stress & Soon.
- Lift Control, Industrial tool Control & Robotics.

Practical Significance

- * Home Automation System
- * War field Spying Robot
- * Embedded system for Vehicle Tracking
- * Traffic Signal Control System
- * Street Light Control

APPLICATIONS OF MICROCONTROLLER

- * Computer Printers, Plotters, Fax Machines, Photocopiers and Automotive Engine Control Mechanisms.
- * Electronic Instruments - Oscilloscopes, Multimeters & IC Testers.
- * Any Advanced Automobile has 25 or more microcontroller in different Control applications.
- * Microcontrollers occupy about 80% of all CPU markets in the World.

RESEARCH IDEAS

- * <https://shakti.org.in>
- * <https://www.electronicshub.org/embedded-systems-projects-ideas/>
- * <https://www.microchip.com/design-centers/microcontrollers>

PROGRAMMING TOOLS

- * Emulator 8085/86
- * Assembler 8086
- * KEIL 8051
- * Microchip PIC



Engineer to Excel

SIMATS

SCHOOL OF ENGINEERING

Approved by AICTE | IET-UK Accreditation



Saveetha Nagar, Thandalam, Chennai - 602 105, TamilNadu, India